dslab-epfl / lpnView external linksLinks
Repo for Performance Interfaces for Hardware Accelerators.
☆16Aug 19, 2025Updated 5 months ago
Alternatives and similar repositories for lpn
Users that are interested in lpn are comparing it to the libraries listed below
Sorting:
- ☆13May 10, 2024Updated last year
- Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo☆11Feb 12, 2023Updated 3 years ago
- BS3: Block device in S3☆13Apr 19, 2022Updated 3 years ago
- Tool to symbolically execute eBPF programs☆17Mar 5, 2024Updated last year
- An example app for BPF CO-RE and CI settings with GitHub Actions☆14Aug 23, 2022Updated 3 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆20Dec 5, 2024Updated last year
- Monarch: A Fuzzing Framework for Distributed File Systems (ATC'24)☆21Jun 5, 2024Updated last year
- Rolling statistics calculations (min/max/mean/std_dev) over arbitrary floating point numbers based on Welford's Online Algorithm☆22Oct 3, 2025Updated 4 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 2 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆24Oct 27, 2025Updated 3 months ago
- Autocomp: AI-Driven Code Optimizer for Tensor Accelerators☆71Updated this week
- ☆52Oct 10, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆12Aug 12, 2022Updated 3 years ago
- ☆31Dec 1, 2022Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated last year
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 3 years ago
- Website for LauzHack, EPFL's largest hackathon.☆11Dec 23, 2025Updated last month
- BTF introspection tool☆40Nov 26, 2025Updated 2 months ago
- A Throughput-Centric View of the Performance of Datacenter Topologies [SIGCOMM'21]☆10May 25, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆12Dec 20, 2023Updated 2 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A Datalog execution engine for Scala☆15Sep 1, 2025Updated 5 months ago
- A graph linear algebra overlay☆51Apr 26, 2023Updated 2 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- C++20 SIMD Within A Register library☆47May 9, 2025Updated 9 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- 🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplic…☆13Nov 14, 2025Updated 3 months ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- WIP: Chronofold data structure in Purescript☆10Jun 24, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Watch videos together with your friends!☆13Jul 25, 2023Updated 2 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 10 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago