RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆34Aug 27, 2024Updated 2 years ago
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆117Jul 20, 2024Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 3 months ago
- ☆22Mar 5, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 3 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 8 months ago
- ☆49Feb 26, 2023Updated 3 years ago
- Development board for Lattice Crosslink-NX 72QFN☆32Oct 22, 2020Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- System on Chip toolkit for Amaranth HDL☆103May 23, 2026Updated 3 months ago
- PandaForth, a port of CamelForth to the GBA by Torlus☆10Sep 3, 2017Updated 8 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆47Dec 24, 2024Updated last year
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆45Mar 12, 2025Updated last year
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆14Jun 29, 2021Updated 5 years ago
- ☆13Apr 8, 2019Updated 7 years ago
- A small tool to write files in TI's CC3200 SimpleLink (TM) filesystem.☆12Feb 15, 2026Updated 6 months ago
- Board definitions for Amaranth HDL☆130Aug 13, 2026Updated 2 weeks ago
- ☆20May 5, 2020Updated 6 years ago
- 68Kemu is a CPU emulator for Atari TOS/MiNT operating systems. It allows running standard 68000 software using an emulated 68000 CPU, whi…☆14Apr 9, 2016Updated 10 years ago
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Mel-frequency cepstrum core in FPGA☆21Jun 30, 2021Updated 5 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Aug 21, 2026Updated last week
- Universal Memory Interface (UMI)☆162Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆85Updated this week
- Multi-Dataflow Composer (MDC) design suite☆11Aug 3, 2026Updated 3 weeks ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago