bieganski / mtkcpuLinks
RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆29Updated 10 months ago
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- ☆22Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated 2 weeks ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated 2 weeks ago
- Industry standard I/O for Amaranth HDL☆28Updated 8 months ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- ☆34Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- ☆44Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated 3 weeks ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- PicoRV☆44Updated 5 years ago
- A pipelined RISC-V processor☆57Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year