bieganski / mtkcpuLinks
RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆32Updated last year
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- A Risc-V SoC for Tiny Tapeout☆42Updated 3 weeks ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 5 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- ☆69Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ☆44Updated 7 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- FPGA Odysseus with ULX3S☆68Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆62Updated 6 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- ☆70Updated last year