bieganski / mtkcpuLinks
RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆33Updated last year
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- A Risc-V SoC for Tiny Tapeout☆46Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆63Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- Graded exercises for nMigen (WIP)☆55Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- Board definitions for Amaranth HDL☆122Updated 5 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆67Updated 9 months ago
- ☆44Updated 10 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- Nitro USB FPGA core☆86Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 5 months ago
- Exploring gate level simulation☆58Updated 9 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago