bieganski / mtkcpuLinks
RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆31Updated last year
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated this week
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- PicoRV☆44Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆87Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- ☆44Updated 5 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Board definitions for Amaranth HDL☆118Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 8 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated this week
- ☆41Updated 5 years ago
- User-friendly explanation of Yosys options☆114Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆32Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated last week
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago