RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆34Aug 27, 2024Updated last year
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- A stateful strace-like - Linux syscall tampering-first strace-like tool.☆17Jun 10, 2026Updated last month
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆116Jul 20, 2024Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated last month
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated last month
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- Development board for Lattice Crosslink-NX 72QFN☆32Oct 22, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 5 months ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- System on Chip toolkit for Amaranth HDL☆101May 23, 2026Updated last month
- PandaForth, a port of CamelForth to the GBA by Torlus☆10Sep 3, 2017Updated 8 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- ☆45Mar 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆14Jun 29, 2021Updated 5 years ago
- ☆12Apr 8, 2019Updated 7 years ago
- M.2 Key E KiCad footprints☆13Nov 24, 2023Updated 2 years ago
- ☆20May 5, 2020Updated 6 years ago
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- ☆21May 8, 2025Updated last year
- A Mel-frequency cepstrum core in FPGA☆21Jun 30, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tool for programming the Realtek RTL8762C SoC☆11Oct 3, 2023Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Jun 30, 2026Updated 3 weeks ago
- Universal Memory Interface (UMI)☆162Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆82Updated this week
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 5 months ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago