bieganski / mtkcpuLinks
RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆32Updated last year
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆35Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- ☆44Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 9 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- FPGA Odysseus with ULX3S☆67Updated last year
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- ☆70Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated last year
- The Critical Path - a rambly FPGA blog☆49Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- ☆43Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 3 weeks ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- I want to learn [n]Migen.☆42Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago