bieganski / mtkcpuLinks
RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆32Updated last year
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆57Updated last week
- System on Chip toolkit for Amaranth HDL☆93Updated 11 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆37Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆102Updated 2 years ago
- ☆70Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- Board definitions for Amaranth HDL☆119Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- ☆44Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 6 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- PicoRV☆44Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- ☆43Updated 2 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- ☆69Updated 2 years ago