bieganski / mtkcpu
RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆29Updated 7 months ago
Alternatives and similar repositories for mtkcpu:
Users that are interested in mtkcpu are comparing it to the libraries listed below
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- ☆22Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆59Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 11 months ago
- PicoRV☆44Updated 5 years ago
- ☆44Updated 3 weeks ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆33Updated 4 years ago