bieganski / mtkcpuLinks
RISC-V CPU implementation in Amaranth HDL (aka nMigen)
☆33Updated last year
Alternatives and similar repositories for mtkcpu
Users that are interested in mtkcpu are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Graded exercises for nMigen (WIP)☆55Updated 5 years ago
- ☆44Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- Exploring gate level simulation☆59Updated 8 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- Nitro USB FPGA core☆86Updated last year
- ☆71Updated last year
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year