Graded exercises for nMigen (WIP)
☆55Dec 25, 2020Updated 5 years ago
Alternatives and similar repositories for nmigen-exercises
Users that are interested in nmigen-exercises are comparing it to the libraries listed below
Sorting:
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- ☆44Feb 12, 2021Updated 5 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- Board definitions for Amaranth HDL☆124Updated this week
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Pong game in a FPGA.☆96Oct 28, 2020Updated 5 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 6 months ago
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219May 21, 2022Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Python machine vision platform☆87Jun 11, 2025Updated 8 months ago
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 2 weeks ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆463Sep 13, 2024Updated last year
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆48Jun 14, 2023Updated 2 years ago
- ULX3S Quick Start☆23Oct 8, 2020Updated 5 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated this week
- Rust port of TinyCrypt's CCM mode implementation using RustCrypto's AES☆13Jun 13, 2020Updated 5 years ago
- Jtag parsing scripts☆10Oct 14, 2023Updated 2 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago