Graded exercises for nMigen (WIP)
☆56Dec 25, 2020Updated 5 years ago
Alternatives and similar repositories for nmigen-exercises
Users that are interested in nmigen-exercises are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- ☆44Feb 12, 2021Updated 5 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Board definitions for Amaranth HDL☆131Aug 13, 2026Updated last month
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 3 months ago
- ☆45Mar 12, 2025Updated last year
- ☆64Jul 21, 2020Updated 6 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Pong game in a FPGA.☆96Oct 28, 2020Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆47Dec 24, 2024Updated last year
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆2,090Updated this week
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated 2 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆223May 21, 2022Updated 4 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆51Jun 14, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- Python machine vision platform☆89May 12, 2026Updated 4 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆117Jul 20, 2024Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆688Jan 8, 2022Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 7 years ago
- Utilities for working with a Wishbone bus in an embedded device☆48Aug 29, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 5 years ago
- Front-end and post processing software for simulating planar RF filters and antennas with the openEMS FDTD field solver.☆27Sep 17, 2018Updated 8 years ago
- Documenting Lattice's 28nm FPGA parts☆154Jul 19, 2026Updated 2 months ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Jun 1, 2021Updated 5 years ago