tomverbeure / cxxrtl_eval
Experiments with Yosys cxxrtl backend
☆47Updated 3 weeks ago
Alternatives and similar repositories for cxxrtl_eval:
Users that are interested in cxxrtl_eval are comparing it to the libraries listed below
- PicoRV☆44Updated 4 years ago
- 妖刀夢渡☆59Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 4 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- ☆22Updated 2 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Xilinx Unisim Library in Verilog☆72Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 9 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A Verilog Synthesis Regression Test☆35Updated 10 months ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆41Updated 10 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated this week
- An FPGA reverse engineering and documentation project☆32Updated this week
- Exploring gate level simulation☆56Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated 2 months ago
- ☆43Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- ☆39Updated 2 years ago
- Benchmarks for Yosys development☆23Updated 4 years ago