Experiments with Yosys cxxrtl backend
☆50Jan 16, 2025Updated last year
Alternatives and similar repositories for cxxrtl_eval
Users that are interested in cxxrtl_eval are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 10 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last week
- ☆44Mar 12, 2025Updated last year
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 3 weeks ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year