tomverbeure / cxxrtl_eval
Experiments with Yosys cxxrtl backend
☆47Updated last month
Alternatives and similar repositories for cxxrtl_eval:
Users that are interested in cxxrtl_eval are comparing it to the libraries listed below
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- An FPGA reverse engineering and documentation project☆39Updated this week
- 妖刀夢渡☆59Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 10 months ago
- A Verilog Synthesis Regression Test☆37Updated 11 months ago
- PicoRV☆44Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- ☆22Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 2 weeks ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 5 months ago
- ☆39Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- A padring generator for ASICs☆25Updated last year
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- ☆22Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago
- Virtual Development Board☆59Updated 3 years ago
- ☆63Updated 4 years ago
- Virtual development board for HDL design☆40Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago