tomverbeure / cxxrtl_evalLinks
Experiments with Yosys cxxrtl backend
☆50Updated 9 months ago
Alternatives and similar repositories for cxxrtl_eval
Users that are interested in cxxrtl_eval are comparing it to the libraries listed below
Sorting:
- PicoRV☆43Updated 5 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆29Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- An FPGA reverse engineering and documentation project☆58Updated this week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Board and connector definition files for nMigen☆30Updated 5 years ago
- ☆44Updated 7 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- Virtual Development Board☆62Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated this week
- A Verilog Synthesis Regression Test☆37Updated last year
- Yet Another VHDL tool☆30Updated 8 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 2 weeks ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Board definitions for Amaranth HDL☆119Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago