Experiments with Yosys cxxrtl backend
☆50Jan 16, 2025Updated last year
Alternatives and similar repositories for cxxrtl_eval
Users that are interested in cxxrtl_eval are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- ☆16Jun 13, 2021Updated 4 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆148Feb 26, 2026Updated last week
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 12 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Feb 25, 2026Updated last week
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- This is a higan/Verilator co-simulation example/framework☆51Apr 17, 2018Updated 7 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated last month
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month