Open-source 3D IC EDA (still updating)
☆35Mar 15, 2026Updated last week
Alternatives and similar repositories for Open3DFlow
Users that are interested in Open3DFlow are comparing it to the libraries listed below
Sorting:
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- ☆15Jan 8, 2022Updated 4 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆82Jun 11, 2025Updated 9 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Tiny Tapeout 06☆15Nov 15, 2025Updated 4 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- ☆14Mar 10, 2026Updated last week
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated 2 months ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Multi Debugger MCP server that enables LLMs to interact with GDB and LLDB for binary debugging and analysis.☆57Jan 21, 2026Updated 2 months ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- My learning notes for ML&SYS.☆13Mar 14, 2026Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆210Mar 8, 2020Updated 6 years ago
- ☆17Apr 16, 2024Updated last year
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- ☆13Jun 12, 2024Updated last year
- A curated list of research in machine learning system. I also summarize some papers if I think they are really interesting.☆11Nov 6, 2021Updated 4 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 4 months ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- ☆13Feb 6, 2021Updated 5 years ago
- Pseudo-LRU implementation using 1-bit per entry and achieving Full-LRU performance.☆22Dec 17, 2022Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Parallel spherical centroidal Voronoi tessellation generator. Written in C++ uses MPI and Boost.☆12Dec 15, 2014Updated 11 years ago