Open-source 3D IC EDA (still updating)
☆51Mar 15, 2026Updated last month
Alternatives and similar repositories for Open3DFlow
Users that are interested in Open3DFlow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆91Apr 18, 2026Updated 2 weeks ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Power grid analysis☆23Aug 5, 2020Updated 5 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- RangeSanitizer (RSan) detects spatial and temporal memory errors in C/C++ programs using efficient range checks.☆19Nov 4, 2025Updated 5 months ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- ☆14Apr 17, 2026Updated 2 weeks ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated 3 months ago
- Problem B: 3D Placement with D2D Vertical Connections☆12Jun 30, 2022Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- ☆12Nov 25, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ILAng documentation☆10Nov 2, 2025Updated 6 months ago
- ☆17Apr 16, 2024Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆217Mar 8, 2020Updated 6 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆17Sep 15, 2020Updated 5 years ago
- A curated list of research in machine learning system. I also summarize some papers if I think they are really interesting.☆10Nov 6, 2021Updated 4 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 9 months ago
- A high performance C++ concurrent hash map based on OpenMP.☆13Nov 2, 2017Updated 8 years ago
- A tool for checking the contract satisfaction for hardware designs☆13Nov 4, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 5 months ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Multi Debugger MCP server that enables LLMs to interact with GDB and LLDB for binary debugging and analysis.☆61Jan 21, 2026Updated 3 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆15Apr 12, 2023Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated last month
- ☆14Jul 19, 2024Updated last year