Open-source 3D IC EDA (still updating)
☆27Mar 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for Open3DFlow
Users that are interested in Open3DFlow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- ☆15Jan 8, 2022Updated 4 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Power grid analysis☆21Aug 5, 2020Updated 5 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Tiny Tapeout 06☆15Nov 15, 2025Updated 4 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- ☆14Mar 17, 2026Updated 3 weeks ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Sep 15, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated 3 months ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- Multi Debugger MCP server that enables LLMs to interact with GDB and LLDB for binary debugging and analysis.☆58Jan 21, 2026Updated 2 months ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- My learning notes for ML&SYS.☆13Mar 27, 2026Updated 2 weeks ago
- ☆11Nov 25, 2021Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆213Mar 8, 2020Updated 6 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Apr 16, 2024Updated last year
- A curated list of research in machine learning system. I also summarize some papers if I think they are really interesting.☆10Nov 6, 2021Updated 4 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆29Apr 24, 2025Updated 11 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 9 months ago
- A high performance C++ concurrent hash map based on OpenMP.☆13Nov 2, 2017Updated 8 years ago
- A tool for checking the contract satisfaction for hardware designs☆13Nov 4, 2025Updated 5 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 4 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 5 months ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆15Apr 12, 2023Updated 3 years ago
- Parallel spherical centroidal Voronoi tessellation generator. Written in C++ uses MPI and Boost.☆12Dec 15, 2014Updated 11 years ago
- ☆14Jul 19, 2024Updated last year
- ☆15Jun 18, 2023Updated 2 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago