sparrowgrine / prjtritiumLinks
☆22Updated 3 years ago
Alternatives and similar repositories for prjtritium
Users that are interested in prjtritium are comparing it to the libraries listed below
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- 妖刀夢渡☆63Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- PicoRV☆43Updated 5 years ago
- Small footprint and configurable SPI core☆45Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- ☆44Updated 7 months ago
- ☆38Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆40Updated 5 years ago
- ☆45Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- Nitro USB FPGA core☆86Updated last year
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- The Critical Path - a rambly FPGA blog☆50Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 9 months ago