☆22Mar 5, 2022Updated 4 years ago
Alternatives and similar repositories for prjtritium
Users that are interested in prjtritium are comparing it to the libraries listed below
Sorting:
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 6 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 weeks ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 4 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆19Jun 30, 2025Updated 8 months ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- LiteX-based gateware for LimeSDR boards.☆19Feb 26, 2026Updated last week
- ☆12Oct 27, 2022Updated 3 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- ☆15May 17, 2025Updated 9 months ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆18Oct 24, 2023Updated 2 years ago
- sigrok_slogic☆18Apr 15, 2025Updated 10 months ago
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆41Jul 18, 2025Updated 7 months ago
- ☆21Mar 9, 2021Updated 5 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Feb 1, 2022Updated 4 years ago
- Verilog Language Extension for Visual Studio☆20Jan 14, 2026Updated last month
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Nov 7, 2024Updated last year
- Apache NuttX RTOS in the Web Browser: TinyEMU with VirtIO☆24Mar 3, 2024Updated 2 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆35Feb 25, 2026Updated last week
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Feb 25, 2026Updated last week
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago