☆22Mar 5, 2022Updated 4 years ago
Alternatives and similar repositories for prjtritium
Users that are interested in prjtritium are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Project Peppercorn GateMate Test Cases☆15Feb 25, 2026Updated last month
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 9 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last month
- Apache NuttX RTOS on FPGA☆15Feb 20, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Feb 1, 2022Updated 4 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆17Mar 26, 2026Updated 3 weeks ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- sigrok_slogic☆18Apr 15, 2025Updated last year
- ULX5M with GateMate with SDRAM☆54Mar 13, 2026Updated last month
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- LiteX-based gateware for LimeSDR boards.☆20Apr 10, 2026Updated last week
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆23Aug 19, 2022Updated 3 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- ☆15May 17, 2025Updated 11 months ago
- Schoko Computer☆11Jun 7, 2023Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆39Apr 7, 2026Updated last week
- Cyclone V bitstream reverse-engineering project☆132Oct 19, 2023Updated 2 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated 2 months ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- Small footprint and configurable SPI core☆46Apr 10, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆41Jul 18, 2025Updated 9 months ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Program the GD32VF103 using C, your favourite editor and make☆52Apr 7, 2023Updated 3 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆112Feb 12, 2025Updated last year