sparrowgrine / prjtritiumLinks
☆22Updated 3 years ago
Alternatives and similar repositories for prjtritium
Users that are interested in prjtritium are comparing it to the libraries listed below
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ☆38Updated 3 years ago
- Nitro USB FPGA core☆86Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- 妖刀夢渡☆63Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- ☆44Updated 9 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- Graded exercises for nMigen (WIP)☆55Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆147Updated 2 years ago