sergachev / litex-templateLinks
Template project for LiteX-based SoCs
☆20Updated 3 weeks ago
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- ☆44Updated 9 months ago
- USB Full Speed PHY☆48Updated 5 years ago
- Spen's Official OpenOCD Mirror☆51Updated 9 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆45Updated 2 years ago
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- ☆34Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 weeks ago
- PCIe analyzer experiments☆63Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Updated 4 months ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- Wishbone controlled I2C controllers☆56Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago