sergachev / litex-templateLinks
Template project for LiteX-based SoCs
☆21Updated last month
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 3 years ago
- ☆45Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- USB Full Speed PHY☆48Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆19Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- ☆44Updated 10 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- Spen's Official OpenOCD Mirror☆51Updated 11 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- general-cores☆21Updated 6 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago