sergachev / litex-templateLinks
Template project for LiteX-based SoCs
☆21Updated 3 months ago
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below
Sorting:
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small footprint and configurable SPI core☆43Updated this week
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆102Updated 2 years ago
- ☆46Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 11 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- I want to learn [n]Migen.☆42Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Nitro USB FPGA core☆87Updated last year
- ☆44Updated 6 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- ☆19Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year