sergachev / litex-templateLinks
Template project for LiteX-based SoCs
☆21Updated last week
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated this week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- ☆44Updated 3 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆45Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last month
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago