sergachev / litex-templateLinks
Template project for LiteX-based SoCs
☆21Updated 2 months ago
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆45Updated 5 years ago
- Small footprint and configurable SPI core☆42Updated last month
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ☆45Updated 2 years ago
- sump3 logic analyzer☆27Updated 3 months ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- ☆44Updated 5 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Wishbone controlled I2C controllers☆52Updated 9 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- ☆34Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year