Template project for LiteX-based SoCs
☆22May 20, 2026Updated 4 months ago
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated last year
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- ☆118Jan 22, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆33Mar 2, 2021Updated 5 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆27Mar 11, 2024Updated 2 years ago
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 8 years ago
- ☆10Mar 15, 2019Updated 7 years ago
- ☆24Feb 15, 2023Updated 3 years ago
- Small footprint and configurable SPI core☆48Sep 24, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Data acquisition using Python and National Instruments (NI) 9215 card. Might work with other cards as well. Right now it samples current …☆26Mar 18, 2014Updated 12 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated 3 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- ☆18Jun 29, 2022Updated 4 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- M-VAVE Chocolate MIDI Controller SysEx☆15Jun 27, 2024Updated 2 years ago
- ☆13Jan 6, 2021Updated 5 years ago
- Exploits for TRENDNet routers☆14Apr 21, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Config files for my GitHub profile.☆13Apr 22, 2022Updated 4 years ago
- A collection of Python code, useful for RF work☆13Sep 2, 2022Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Cloned from https://framagit.org/pumpkin/circuit-web-synth-editor☆12Dec 1, 2019Updated 6 years ago
- Small footprint and configurable NVMe core.☆19Jul 14, 2026Updated 2 months ago
- Hardware transactions library for Amaranth☆32Sep 7, 2026Updated last month
- View and plot 1 or 2-port S-parameter (Touchstone) files☆12Jun 27, 2025Updated last year
- A simple Makefile based project for WCH's CHV32V range of RISCV uControllers☆14Jun 22, 2025Updated last year
- ☆16Apr 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- MicroPython library for ev3dev☆10Oct 1, 2017Updated 9 years ago
- Betrusted main SoC design☆162Jul 22, 2025Updated last year
- My Emacs configuration☆11Sep 11, 2026Updated last month
- Navigation software framework/core application structure in ANSI C☆12Nov 5, 2025Updated 11 months ago
- Tooling to use the Pynq Board somewhat nicely☆13Dec 5, 2022Updated 3 years ago
- Simulation of some common communication system structures☆12Feb 27, 2023Updated 3 years ago