sergachev / litex-templateLinks
Template project for LiteX-based SoCs
☆20Updated 4 months ago
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ☆45Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ☆34Updated 4 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- ☆44Updated 7 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- Simplified environment for litex☆14Updated 5 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated last month
- Utilities for working with a Wishbone bus in an embedded device☆46Updated 2 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago