sergachev / litex-templateLinks
Template project for LiteX-based SoCs
☆20Updated 5 months ago
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- USB Full Speed PHY☆48Updated 5 years ago
- ☆45Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆43Updated 6 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- ☆44Updated 8 months ago
- Simplified environment for litex☆14Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆47Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆102Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- TCP/IP controlled VPI JTAG Interface.☆69Updated 10 months ago
- Wishbone controlled I2C controllers☆55Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago