sergachev / litex-templateLinks
Template project for LiteX-based SoCs
☆20Updated 2 weeks ago
Alternatives and similar repositories for litex-template
Users that are interested in litex-template are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable SPI core☆46Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- ☆45Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- A configurable USB 2.0 device core☆32Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ☆44Updated 9 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Updated 5 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 5 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- USB Full Speed PHY☆48Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- GUI editor for hardware description designs☆30Updated 2 years ago