SchaffHub / RISC-VerdiLinks
Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.
☆32Updated 5 years ago
Alternatives and similar repositories for RISC-Verdi
Users that are interested in RISC-Verdi are comparing it to the libraries listed below
Sorting:
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated last month
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati …☆65Updated last year
- General Purpose AXI Direct Memory Access☆58Updated last year
- Platform Level Interrupt Controller☆41Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 3 months ago
- Advanced Architecture Labs with CVA6☆66Updated last year
- PCI Express controller model☆64Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆63Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- svlib from http://www.verilab.com/resources/svlib/☆24Updated 5 years ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Simple single-port AXI memory interface☆45Updated last year
- ☆30Updated 2 weeks ago
- ☆97Updated last year
- Pure digital components of a UCIe controller☆67Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Updated last year
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆69Updated 5 years ago
- Generate UVM register model from compiled SystemRDL input☆58Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 5 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 4 years ago