Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.
☆34Feb 6, 2020Updated 6 years ago
Alternatives and similar repositories for RISC-Verdi
Users that are interested in RISC-Verdi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆11Jul 30, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 3 years ago
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆67Jan 13, 2021Updated 5 years ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 9 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Updated this week
- ☆256Jun 25, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated 3 weeks ago
- ☆13Oct 23, 2022Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Oct 22, 2026Updated last week
- OpenSoC Fabric - A Network-On-Chip Generator☆179Jun 18, 2020Updated 6 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- ☆41Jun 3, 2023Updated 3 years ago
- Tools for FPGA Assurance Flows☆14Sep 25, 2026Updated last month
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Oct 25, 2026Updated last week