Alternatives and similar repositories for ZEF

Users that are interested in ZEF are comparing it to the libraries listed below

• BerkeleyHCI / edg-ide
  ☆14Updated 2 weeks ago
• YosysHQ / sby-gui
  GUI for SymbiYosys
  ☆15Updated last year
• TinyTapeout / tt-support-tools
  tools used by project repos to test configuration, generate OpenLane run summaries and documentation
  ☆23Updated 2 weeks ago
• opencomputeproject / ODSA-CDXML
  TBD
  ☆12Updated 5 months ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆22Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• PySpice-org / kicad-rw
  Python library to read/write KiCad Sexpr file format
  ☆8Updated 2 years ago
• s-holst / kyupy
  A Python package for high-performance processing and analysis of non-hierarchical VLSI designs
  ☆12Updated 3 weeks ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆34Updated 3 years ago
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆26Updated 5 years ago
• FPGAwars / Platformio-FPGA
  FPGA development in PlatformIO, using the Icestorm opensource toolchain
  ☆21Updated 8 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 5 years ago
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 6 years ago
• Xyce / Xyce_Regression
  The test suite for the Xyce Parallel Electronic Simulator
  ☆4Updated last month
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆17Updated 6 years ago
• Qucs / qucs-help
  Qucs-Help documentation
  ☆11Updated 6 years ago
• FPGAwars / apio-examples
  Apio examples
  ☆37Updated this week
• dvc94ch / pycircuit
  Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
  ☆60Updated 2 years ago
• lesc-ufv / cgra-routing
  SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
  ☆11Updated 4 years ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆21Updated 10 months ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 10 years ago
• mmicko / fpga101-workshop
  FPGA 101 - Workshop materials
  ☆76Updated 6 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• mballance / fwrisc-s
  ☆10Updated 5 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated 10 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 5 months ago