MicroPython port to litex FPGA platforms
☆42Apr 7, 2020Updated 6 years ago
Alternatives and similar repositories for micropython
Users that are interested in micropython are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆16Feb 22, 2019Updated 7 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Orbtrace & supporting hardware circuit diagrams etc.☆26Oct 11, 2023Updated 2 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Course code for Machine Learning with Scala Packt Publishing Course☆15Apr 13, 2016Updated 10 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- ATV K4200 Python module to control the Keithley 4200 SCS instrument functions from Python.☆16Oct 9, 2020Updated 5 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Library of componentes for PySpice☆13Oct 15, 2019Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Synthesizable FIR filters in VHDL☆15Jul 19, 2019Updated 7 years ago
- Micropython Decimal Number Module☆18Jun 11, 2023Updated 3 years ago
- An easy, SerialPort based, MicroPython REPL for micro controllers.☆17Jan 29, 2025Updated last year
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- Python code to generate and print Ulam Spirals☆10Apr 22, 2026Updated 3 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wishbone to AXI bridge (VHDL)☆50Aug 29, 2019Updated 6 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- ☆21Feb 27, 2023Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- A Python library to access and program Renesas GreenPak SPLD's.☆14May 21, 2025Updated last year
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- ☆19Oct 27, 2025Updated 8 months ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆15Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- ☆12Feb 16, 2019Updated 7 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- CAN-bus Controller with AXI4-lite Interface☆17Mar 4, 2025Updated last year
- ☆20Jun 18, 2022Updated 4 years ago
- A guide for using git with the MicroPython project☆15Sep 26, 2023Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago