MicroPython port to litex FPGA platforms
☆41Apr 7, 2020Updated 5 years ago
Alternatives and similar repositories for micropython
Users that are interested in micropython are comparing it to the libraries listed below
Sorting:
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Website for FPGA MicroPython (FuPy)☆41Dec 30, 2018Updated 7 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- ☆20Feb 27, 2023Updated 3 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 9 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Course code for Machine Learning with Scala Packt Publishing Course☆15Apr 13, 2016Updated 9 years ago
- FPGA for uSDR☆20Updated this week
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Library of componentes for PySpice☆13Oct 15, 2019Updated 6 years ago
- 📓🗣A place to hold my personal talk proposals - accepted, pending, and rejected.☆12Oct 12, 2018Updated 7 years ago
- MicroPython on FPGA☆13Jul 11, 2016Updated 9 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Orbtrace & supporting hardware circuit diagrams etc.☆22Oct 11, 2023Updated 2 years ago
- Embedded test tool (the tool itself)☆19Aug 11, 2025Updated 6 months ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- Independant serial port library for Objective-C and Swift macOS for all serial port devices (cu, tty)☆18Jan 7, 2023Updated 3 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- CAN-bus Controller with AXI4-lite Interface☆16Mar 4, 2025Updated 11 months ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Rust support for the nrf52840-mdk development board☆25Dec 6, 2020Updated 5 years ago