FasterCap is a powerful three- and two-dimensional capactiance extraction program.
☆39Oct 25, 2019Updated 6 years ago
Alternatives and similar repositories for FasterCap
Users that are interested in FasterCap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FastImp is a wideband impedance extraction program for 3D geometries☆16Nov 6, 2017Updated 8 years ago
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆83Dec 6, 2019Updated 6 years ago
- FFT-accelerated inductance extractor for voxelized structures☆21Jan 2, 2020Updated 6 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- Parasitic Extraction for KLayout☆47Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆53Nov 26, 2015Updated 10 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆21Mar 28, 2025Updated last year
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆14Jan 7, 2024Updated 2 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- Verilog-A simulation models☆118Updated this week
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 4 months ago
- ☆47Feb 25, 2025Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆142Jul 7, 2026Updated 2 months ago
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- ☆21Oct 28, 2024Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆81Nov 19, 2025Updated 10 months ago
- PyPEEC - 3D Quasi-Magnetostatic FFT/PEEC Solver☆54Dec 1, 2025Updated 9 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- SAR ADC on tiny tapeout☆54Jan 29, 2025Updated last year
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- Circuit Toolbox for Matlab/Octave☆20Jun 18, 2015Updated 11 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- ☆129Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- ADMS is a code generator for some of Verilog-A☆108Nov 28, 2022Updated 3 years ago
- An innovative Verilog-A compiler☆197Aug 20, 2024Updated 2 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆827Updated this week
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 4 months ago
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year