FasterCap is a powerful three- and two-dimensional capactiance extraction program.
☆38Oct 25, 2019Updated 6 years ago
Alternatives and similar repositories for FasterCap
Users that are interested in FasterCap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FastImp is a wideband impedance extraction program for 3D geometries☆16Nov 6, 2017Updated 8 years ago
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆82Dec 6, 2019Updated 6 years ago
- FFT-accelerated inductance extractor for voxelized structures☆20Jan 2, 2020Updated 6 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- Parasitic Extraction for KLayout☆45Aug 1, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆54Nov 26, 2015Updated 10 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- Verilog-A simulation models☆112Updated this week
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 2 months ago
- ☆45Feb 25, 2025Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆137Jul 7, 2026Updated last month
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- ☆21Oct 28, 2024Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆81Nov 19, 2025Updated 8 months ago
- PyPEEC - 3D Quasi-Magnetostatic FFT/PEEC Solver☆54Dec 1, 2025Updated 8 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆74May 13, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- SAR ADC on tiny tapeout☆53Jan 29, 2025Updated last year
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Circuit Toolbox for Matlab/Octave☆20Jun 18, 2015Updated 11 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- ☆124Jul 31, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆81Jul 28, 2026Updated last week
- An innovative Verilog-A compiler☆194Aug 20, 2024Updated last year
- ADMS is a code generator for some of Verilog-A☆105Nov 28, 2022Updated 3 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆795Updated this week
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 3 months ago
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year