im-tomu / valentyusbView external linksLinks
FPGA USB stack written in LiteX
☆132Jun 5, 2022Updated 3 years ago
Alternatives and similar repositories for valentyusb
Users that are interested in valentyusb are comparing it to the libraries listed below
Sorting:
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- USB Serial on the TinyFPGA BX☆141Jun 20, 2021Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219May 21, 2022Updated 3 years ago
- An open source USB bootloader for FPGAs☆393Sep 15, 2023Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 6 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆244Jan 2, 2026Updated last month
- ☆44Mar 12, 2025Updated 11 months ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,088Aug 22, 2025Updated 5 months ago
- ECP5 breakout board in a feather physical format☆522Nov 6, 2024Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆442Oct 27, 2025Updated 3 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- RISC-V Debugger☆16Apr 2, 2025Updated 10 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Example projects/code for the OrangeCrab☆108May 7, 2024Updated last year
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆72Jan 23, 2026Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Nov 7, 2024Updated last year
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- Soft USB for LiteX☆50Oct 6, 2025Updated 4 months ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Support files for participating in a Fomu workshop☆169Mar 17, 2024Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- Logicbone ECP5 Development Board☆121Jun 27, 2020Updated 5 years ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆66Nov 15, 2019Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆52Jan 31, 2019Updated 7 years ago
- Build your hardware, easily!☆3,722Updated this week
- PCB for ULX3S FPGA R&D board☆422Apr 27, 2025Updated 9 months ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆112Aug 30, 2023Updated 2 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆43Mar 29, 2021Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Basic ECP5 based GigE to SYZYGY interface.☆212Sep 18, 2023Updated 2 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆682Jan 8, 2022Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago