FPGA USB stack written in LiteX
☆138Jun 5, 2022Updated 4 years ago
Alternatives and similar repositories for valentyusb
Users that are interested in valentyusb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆44Mar 14, 2019Updated 7 years ago
- An open source USB bootloader for FPGAs☆403Sep 15, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆274Oct 4, 2026Updated last week
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 4 months ago
- ☆45Mar 12, 2025Updated last year
- ECP5 breakout board in a feather physical format☆546Nov 6, 2024Updated last year
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆95Nov 7, 2024Updated last year
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,141Aug 19, 2026Updated last month
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆261Aug 21, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆474Updated this week
- Test of the USB3 IP Core from Daisho on a Xilinx device☆111Oct 3, 2019Updated 7 years ago
- RISC-V Debugger☆17Apr 2, 2025Updated last year
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- iCEBreaker FPGA Keyboard Gateware and Firmware.☆20Apr 9, 2022Updated 4 years ago
- Example projects/code for the OrangeCrab☆111May 7, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆64Jul 21, 2020Updated 6 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆113Aug 30, 2023Updated 3 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆43Mar 29, 2021Updated 5 years ago
- Bootloader for Fomu☆39Nov 29, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆75Jul 4, 2026Updated 3 months ago
- Build your hardware, easily!☆4,161Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 2 months ago
- Soft USB for LiteX☆51Oct 6, 2025Updated last year
- Basic ECP5 based GigE to SYZYGY interface.☆225Sep 18, 2023Updated 3 years ago
- Support files for participating in a Fomu workshop☆170Mar 17, 2024Updated 2 years ago
- ☆302Jun 20, 2023Updated 3 years ago
- Documenting the Anlogic FPGA bit-stream format.☆91Dec 25, 2022Updated 3 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆689Jan 8, 2022Updated 4 years ago