Alternatives and similar repositories for ftjrev:

Users that are interested in ftjrev are comparing it to the libraries listed below

• smunaut / iua
  ice40 USB Analyzer
  ☆58Updated 4 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• DangerousPrototypes / Bus_Blaster
  ☆51Updated last year
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆53Updated 2 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 4 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆36Updated 2 years ago
• Disasm / hc245t-bypass
  ☆24Updated 4 years ago
• brouhaha / xchange
  Change part number or package in a Xilinx 7-series FPGA bitstream
  ☆37Updated 4 years ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆41Updated 3 months ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 7 years ago
• j-marjanovic / ocs-tray-mezzanine-adapter
  PCIe adapter for an FPGA accelerator for Open CloudServer
  ☆23Updated 4 years ago
• tomverbeure / bscan_tools
  Various JTAG boundary scan tools
  ☆35Updated 4 years ago
• lambdaconcept / usbsniffer
  Gateware for USB2Sniffer
  ☆28Updated 3 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 3 months ago
• enjoy-digital / thunderscope
  LiteX based FPGA gateware for Thunderscope.
  ☆25Updated last year
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆28Updated 4 years ago
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆16Updated 6 years ago
• tomverbeure / cisco-hwic-3g-cdma
  Reverse Engineering of the Cisco HWIC-3G-CDMA PCB
  ☆40Updated last year
• vk2seb / libsigrok-cypress-fx3-test
  Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.
  ☆27Updated 7 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 3 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆90Updated 5 years ago
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆57Updated 4 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆70Updated 3 years ago
• lambdaconcept / litesdcard
  ☆25Updated 6 years ago
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆26Updated 5 years ago
• h1kari / hpcore
  Hogge Phase EMFI Detector
  ☆15Updated 3 years ago
• mmicko / prjtang
  Documenting the Anlogic FPGA bit-stream format.
  ☆86Updated 2 years ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆26Updated 2 years ago
• daveshah1 / hilotof
  HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs
  ☆12Updated 6 years ago