Alternatives and similar repositories for ftjrev

Users that are interested in ftjrev are comparing it to the libraries listed below

• smunaut / iua
  ice40 USB Analyzer
  ☆58Updated 4 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• Disasm / hc245t-bypass
  ☆24Updated 4 years ago
• lambdaconcept / usbsniffer
  Gateware for USB2Sniffer
  ☆29Updated 4 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆55Updated 2 years ago
• tomverbeure / cisco-hwic-3g-cdma
  Reverse Engineering of the Cisco HWIC-3G-CDMA PCB
  ☆41Updated last year
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 6 months ago
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆17Updated 6 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 7 years ago
• DangerousPrototypes / Bus_Blaster
  ☆52Updated 2 years ago
• blackmesalabs / sump2
  open-source logic analyzer for FPGAs
  ☆97Updated 6 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆38Updated 2 years ago
• tomverbeure / bscan_tools
  Various JTAG boundary scan tools
  ☆36Updated 4 years ago
• emard / LibXSVF-ESP
  ESP32/8266 Arduino as (X)SVF JTAG programmer
  ☆45Updated 6 years ago
• ultraembedded / usb_sniffer
  High Speed USB 2.0 capture device based on miniSpartan6+
  ☆59Updated 5 years ago
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆17Updated 9 years ago
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆26Updated 5 years ago
• vk2seb / libsigrok-cypress-fx3-test
  Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.
  ☆28Updated 7 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆92Updated 5 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• emard / esp32ecp5
  micropython ESP32 programmer/flasher for ECP5 JTAG
  ☆71Updated last month
• tomverbeure / aha363
  ☆25Updated 5 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆71Updated 4 years ago
• enjoy-digital / litesdcard
  Small footprint and configurable SDCard core
  ☆121Updated this week
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• mithro / kicad-length-matching-checks
  Couple of scripts which checks length matching of your KiCad design.
  ☆26Updated 8 years ago
• im-tomu / valentyusb
  FPGA USB stack written in LiteX
  ☆127Updated 3 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 4 years ago
• greatscottgadgets / apollo
  microcontroller-based FPGA / JTAG programmer
  ☆76Updated 7 months ago
• zeldin / fx3lafw
  Blob-free logic analyzer firmware for FX3
  ☆82Updated last year