daveshah1 / prjtrellis-dviView external linksLinks
DVI video out example for prjtrellis
☆17Jan 20, 2019Updated 7 years ago
Alternatives and similar repositories for prjtrellis-dvi
Users that are interested in prjtrellis-dvi are comparing it to the libraries listed below
Sorting:
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- A simple library to get I/Q symbols from a MPEG Transport stream☆15Oct 16, 2019Updated 6 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- A dual-socket USB host PMOD module.☆14Mar 20, 2025Updated 10 months ago
- FPGA Tools and Library☆47May 1, 2023Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Jul 7, 2019Updated 6 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- tools for reverse engineering Elgato Camlink devices☆54Apr 6, 2020Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Feb 1, 2026Updated 2 weeks ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- (unofficial) standalone version of the Westlicht PER|FORMER☆17Mar 23, 2021Updated 4 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- open-source logic analyzer for FPGAs☆101Sep 5, 2018Updated 7 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Sep 29, 2017Updated 8 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 5 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆23Sep 26, 2019Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- Small static program for taking screenshots of x11 screens and saving/streaming as a variety of formats.☆21May 3, 2020Updated 5 years ago