ulixxe / usb_dfu
Full Speed USB DFU interface for FPGA and ASIC designs
☆16Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for usb_dfu
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆24Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆27Updated 4 months ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Löwe FPGA Board☆12Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- ☆22Updated 4 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆25Updated 11 months ago
- ☆14Updated 2 years ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated 2 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆22Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 7 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 5 months ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆16Updated this week
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆29Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 10 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- IO expansion board compatible with Digilent Arty A7☆10Updated last year
- Wishbone bridge over SPI☆11Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Cross compile FPGA tools☆22Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago