Full Speed USB DFU interface for FPGA and ASIC designs
☆20Mar 10, 2024Updated 2 years ago
Alternatives and similar repositories for usb_dfu
Users that are interested in usb_dfu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 2 months ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- ☆18Nov 19, 2020Updated 5 years ago
- Another world port ESP32 TTGO VGA32 v1.4☆13Sep 23, 2024Updated last year
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- A Python-based HDL and framework for silicon-based witchcraft☆31Mar 9, 2026Updated 2 weeks ago
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- Read out firmware of some STM32 parts☆13Jul 20, 2025Updated 8 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- ☆27Aug 8, 2024Updated last year
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Board definition files and initial example programs☆20Aug 7, 2021Updated 4 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆41Jul 18, 2025Updated 8 months ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Small PCB color samples to be used when designing printed circuit boards☆21Feb 22, 2020Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- ☆16Apr 21, 2022Updated 3 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Oct 9, 2025Updated 5 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- ☆21Aug 6, 2022Updated 3 years ago
- YosysHQ SVA AXI Properties☆49Feb 7, 2023Updated 3 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 6 months ago
- Doom classic port to lightweight RISC‑V☆106Jul 25, 2022Updated 3 years ago
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last month
- ☆20Jun 18, 2022Updated 3 years ago