Full Speed USB DFU interface for FPGA and ASIC designs
☆20Mar 10, 2024Updated last year
Alternatives and similar repositories for usb_dfu
Users that are interested in usb_dfu are comparing it to the libraries listed below
Sorting:
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 4 years ago
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- A Python-based HDL and framework for silicon-based witchcraft☆31Feb 21, 2026Updated last week
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- ☆27Aug 8, 2024Updated last year
- Elements Software Development Kit☆13Jan 8, 2026Updated last month
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Oct 9, 2025Updated 4 months ago
- ☆17Apr 7, 2022Updated 3 years ago
- Read out firmware of some STM32 parts☆13Jul 20, 2025Updated 7 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Another world port ESP32 TTGO VGA32 v1.4☆13Sep 23, 2024Updated last year
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- ☆16Apr 21, 2022Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 5 months ago
- For STM32F469 (Cortex M4) with DSI : quick RFID Pwner for French VIGIK system and Common centrals.☆15Jul 3, 2016Updated 9 years ago
- ☆18Nov 19, 2020Updated 5 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- RISC-V Debugger☆16Apr 2, 2025Updated 11 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- 16 channel USB 3 Logic analyzer expansion card for Framework laptop☆42Mar 16, 2024Updated last year
- Board definition files and initial example programs☆20Aug 7, 2021Updated 4 years ago
- MOTDLE, un clone de Wordle en français☆17Jan 20, 2023Updated 3 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month