ulixxe / usb_dfuLinks
Full Speed USB DFU interface for FPGA and ASIC designs
☆19Updated last year
Alternatives and similar repositories for usb_dfu
Users that are interested in usb_dfu are comparing it to the libraries listed below
Sorting:
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated last year
- ☆16Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- A configurable USB 2.0 device core☆31Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 weeks ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆26Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 5 months ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 8 months ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- ☆12Updated 4 years ago
- Low-cost ECP5 FPGA development board☆78Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- My pergola FPGA projects☆30Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago