ulixxe / usb_dfuLinks
Full Speed USB DFU interface for FPGA and ASIC designs
☆20Updated last year
Alternatives and similar repositories for usb_dfu
Users that are interested in usb_dfu are comparing it to the libraries listed below
Sorting:
- Simplified environment for litex☆14Updated 5 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- ☆16Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 8 months ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated this week
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated last year
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year