jeanthom / gramLinks
DDR3 controller for nMigen (WIP)
☆14Updated 2 years ago
Alternatives and similar repositories for gram
Users that are interested in gram are comparing it to the libraries listed below
Sorting:
- ☆44Updated 9 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- Industry standard I/O for nMigen☆12Updated 5 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- 妖刀夢渡☆63Updated 6 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Wishbone bridge over SPI☆11Updated 6 years ago
- SD device emulator from ProjectVault☆18Updated 6 years ago
- ☆61Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago