jeanthom / gramLinks
DDR3 controller for nMigen (WIP)
☆14Updated 2 years ago
Alternatives and similar repositories for gram
Users that are interested in gram are comparing it to the libraries listed below
Sorting:
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated this week
- Simplified environment for litex☆14Updated 5 years ago
- I want to learn [n]Migen.☆44Updated 6 years ago
- ☆44Updated 10 months ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- ☆10Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Wishbone bridge over SPI☆11Updated 6 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Cross compile FPGA tools☆21Updated 5 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆24Updated 2 months ago
- PMOD boards for ULX3S☆47Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- assorted library of utility cores for amaranth HDL☆100Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Small footprint and configurable HyperBus core☆14Updated 3 years ago
- 妖刀夢渡☆63Updated 6 years ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago