jeanthom / gramLinks
DDR3 controller for nMigen (WIP)
☆14Updated last year
Alternatives and similar repositories for gram
Users that are interested in gram are comparing it to the libraries listed below
Sorting:
- My pergola FPGA projects☆30Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- ☆44Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated 3 weeks ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 5 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- 妖刀夢渡☆59Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 8 months ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Misc open FPGA flow examples☆8Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- ☆10Updated 6 years ago