warclab / idea
iDEA FPGA Soft Processor
☆16Updated 8 years ago
Alternatives and similar repositories for idea
Users that are interested in idea are comparing it to the libraries listed below
Sorting:
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Verilog Repository for GIT☆32Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ☆22Updated 8 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated 9 months ago
- Extensible FPGA control platform☆60Updated 2 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆27Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- a playground for xilinx zynq fpga experiments☆48Updated 6 years ago
- ☆20Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- A RISC-V processor☆14Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year