warclab / ideaLinks
iDEA FPGA Soft Processor
☆16Updated 9 years ago
Alternatives and similar repositories for idea
Users that are interested in idea are comparing it to the libraries listed below
Sorting:
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- Yosys Plugins☆21Updated 6 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- A RISC-V processor☆15Updated 6 years ago
- ☆20Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆34Updated 8 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Library of reusable VHDL components☆28Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- ☆41Updated 5 years ago