iDEA FPGA Soft Processor
☆16Jun 9, 2016Updated 9 years ago
Alternatives and similar repositories for idea
Users that are interested in idea are comparing it to the libraries listed below
Sorting:
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 8 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- ☆13Jul 13, 2020Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Jan 23, 2016Updated 10 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆21Jul 28, 2016Updated 9 years ago
- ☆27Mar 29, 2018Updated 7 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- FPGA Clock Configuration Device Driver for Linux☆32Dec 4, 2025Updated 2 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- ☆28Jun 1, 2016Updated 9 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Sep 30, 2025Updated 5 months ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- verilog FPGA code for NeTV☆63May 7, 2012Updated 13 years ago
- 4k Mixed Reality headset☆38Oct 7, 2017Updated 8 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 7 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆44Apr 27, 2020Updated 5 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago