warclab / ideaLinks
iDEA FPGA Soft Processor
☆16Updated 9 years ago
Alternatives and similar repositories for idea
Users that are interested in idea are comparing it to the libraries listed below
Sorting:
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- A RISC-V processor☆15Updated 7 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 5 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- Yosys Plugins☆22Updated 6 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆43Updated 9 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆69Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Updated 6 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- ☆20Updated 3 years ago