warclab / ideaLinks
iDEA FPGA Soft Processor
☆16Updated 9 years ago
Alternatives and similar repositories for idea
Users that are interested in idea are comparing it to the libraries listed below
Sorting:
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- A vhdl package for reading and writing bitmap files.☆11Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Updated 6 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Updated 7 years ago
- Library of reusable VHDL components☆28Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- ☆21Updated 9 years ago
- Yosys Plugins☆22Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 5 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆44Updated 9 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- ☆20Updated 3 years ago
- OpenFPGA☆34Updated 7 years ago
- Wishbone to ARM AMBA 4 AXI☆16Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 10 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆17Updated 10 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A RISC-V processor☆15Updated 7 years ago