A VHDL implementation of SipHash
☆13Feb 19, 2015Updated 11 years ago
Alternatives and similar repositories for siphash
Users that are interested in siphash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated last year
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Hardware-accelerated sorting algorithm☆15May 4, 2020Updated 6 years ago
- A clean & simple implementation of BLAKE2b and BLAKE2s hash functions -- written while writing the RFC.☆20Nov 3, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Framework for building transparent memory encryption and authentication solutions☆27Jun 19, 2018Updated 8 years ago
- Lightweight Symbolic Execution Engine☆23Jul 1, 2015Updated 11 years ago
- Create a forgery-proof timestamp for your data, secured by the bitcoin network.☆26Dec 22, 2013Updated 12 years ago
- an authenticated, chunked cipher based on BLAKE3☆23Jun 21, 2026Updated last week
- A cryptographic hash function faster than MD5, SHA-1, SHA-2, and SHA-3☆14Feb 14, 2022Updated 4 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 7 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- ☆13Sep 14, 2022Updated 3 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- C implementation of the BlaBla20 cipher☆10Jan 1, 2026Updated 6 months ago
- Plain C implementation of ProgPoW☆13Dec 30, 2021Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 19, 2026Updated last week
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- ☆20May 8, 2012Updated 14 years ago
- An open source FPGA miner for Blakecoin☆53Sep 22, 2014Updated 11 years ago
- Simulates Attacks of AB16 on Argon2i☆11Aug 4, 2016Updated 9 years ago
- coursera code☆13Jun 27, 2013Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated last year
- ☆17Aug 16, 2023Updated 2 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- C library of Teserakt's E4 end-to-end security protocol☆15Feb 29, 2020Updated 6 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 2 years ago
- The public repository for all smart contracts used by Aktionariat.☆18Jun 16, 2026Updated 2 weeks ago
- Powershell script to switch between logged in battlenet accounts☆10Sep 8, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Hardware design files for the PMOD based MUX☆13Aug 22, 2019Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago