A VHDL implementation of SipHash
☆13Feb 19, 2015Updated 11 years ago
Alternatives and similar repositories for siphash
Users that are interested in siphash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- A clean & simple implementation of BLAKE2b and BLAKE2s hash functions -- written while writing the RFC.☆21Nov 3, 2015Updated 10 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- Lightweight Symbolic Execution Engine☆23Jul 1, 2015Updated 11 years ago
- an authenticated, chunked cipher based on BLAKE3☆23Jul 26, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- a copy of m^2 's fsbench (https://chiselapp.com/user/Justin_be_my_guide/repository/fsbench/) with the latest density updates☆14Dec 30, 2019Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- C implementation of the BlaBla20 cipher☆10Jan 1, 2026Updated 7 months ago
- Plain C implementation of ProgPoW☆13Dec 30, 2021Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 9 years ago
- Simulates Attacks of AB16 on Argon2i☆11Aug 4, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Aug 10, 2014Updated 12 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated last year
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 6 years ago
- (Keep It) Simple Stupid Database☆10Jul 16, 2017Updated 9 years ago
- Scripts or utilities for radare2☆15Sep 10, 2016Updated 9 years ago
- C library of Teserakt's E4 end-to-end security protocol☆16Feb 29, 2020Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- IEEE1588v2 Precision Time Protocol implementation☆13Jun 21, 2021Updated 5 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆16Oct 5, 2023Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- Timing Sidechannel workshop☆30Nov 25, 2013Updated 12 years ago
- Starcraft 2 Replay in Rerun☆24Jun 7, 2026Updated 2 months ago