pemb / siphash
A VHDL implementation of SipHash
☆13Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for siphash
- Hardware implementation of the SipHash short-inout PRF☆17Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- Framework for building transparent memory encryption and authentication solutions☆25Updated 6 years ago
- Multiplication using AVX512 and AVX512IFMA instructions☆23Updated 9 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆34Updated 2 years ago
- A Verilog Synthesis Regression Test☆34Updated 8 months ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆38Updated last year
- Software, tools, documentation for Vegaboard platform☆63Updated 5 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆26Updated 3 months ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- CMod-S6 SoC☆36Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Oblivious Memory Access under Fully Homomorphic Encryption☆13Updated 9 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- An open standard Cache Coherent Fabric Interface repository☆65Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- A 32-bit RISC-V processor for mriscv project☆56Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago