A VHDL implementation of SipHash
☆13Feb 19, 2015Updated 11 years ago
Alternatives and similar repositories for siphash
Users that are interested in siphash are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated last year
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- A clean & simple implementation of BLAKE2b and BLAKE2s hash functions -- written while writing the RFC.☆20Nov 3, 2015Updated 10 years ago
- Framework for building transparent memory encryption and authentication solutions☆27Jun 19, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Lightweight Symbolic Execution Engine☆23Jul 1, 2015Updated 10 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Apr 19, 2026Updated last week
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆20May 8, 2012Updated 13 years ago
- An open source FPGA miner for Blakecoin☆52Sep 22, 2014Updated 11 years ago
- (Keep It) Simple Stupid Database☆10Jul 16, 2017Updated 8 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated 10 months ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Scripts or utilities for radare2☆15Sep 10, 2016Updated 9 years ago
- C library of Teserakt's E4 end-to-end security protocol☆15Feb 29, 2020Updated 6 years ago
- Go API client for arxiv.org☆20Feb 22, 2022Updated 4 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Powershell script to switch between logged in battlenet accounts☆10Sep 8, 2018Updated 7 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- CryptonightV2 with random math proof of concept☆13Feb 26, 2019Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- IEEE1588v2 Precision Time Protocol implementation☆13Jun 21, 2021Updated 4 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 10 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Apr 19, 2026Updated last week
- SC2 plugin for OBS-Studio☆13Oct 31, 2022Updated 3 years ago
- BLST-Verification☆23Apr 22, 2026Updated last week
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Shell utility to download owned assets from the UE4 marketplace.☆12May 8, 2023Updated 2 years ago