pemb / siphash

Related projects: ⓘ

• secworks / siphash
  Hardware implementation of the SipHash short-inout PRF
  ☆17Updated 3 years ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆36Updated 3 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 4 years ago
• secworks / blake2
  Hardware implementation of the blake2 hash function
  ☆24Updated 3 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆45Updated 7 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆38Updated 8 years ago
• IAIK / memsec
  Framework for building transparent memory encryption and authentication solutions
  ☆25Updated 6 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆27Updated 9 months ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 5 years ago
• hcrypt-project / oblivious
  Oblivious Memory Access under Fully Homomorphic Encryption
  ☆13Updated 9 years ago
• secworks / chacha
  Verilog 2001 implementation of the ChaCha stream cipher.
  ☆37Updated last year
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 6 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆13Updated 4 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Updated 5 years ago
• vkrasnov / vpmadd
  Multiplication using AVX512 and AVX512IFMA instructions
  ☆23Updated 8 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆33Updated 5 months ago
• naniteproject / sweet-b
  ☆22Updated this week
• round5 / r5nd_tiny
  ☆20Updated this week
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆35Updated 6 years ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆26Updated last month
• enjoy-digital / liteusb
  ☆20Updated this week
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆20Updated last year
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆26Updated last week
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆34Updated 2 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 8 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆12Updated 8 years ago
• IAIK / flecc_in_c
  FLECC_IN_C is a FLexible Elliptic Curve Cryptography library written IN C
  ☆17Updated 6 years ago
• Xilinx / SDx
  ☆21Updated this week