Alternatives and similar repositories for siphash

Users that are interested in siphash are comparing it to the libraries listed below

• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• catid / snowshoe
  Snowshoe - Portable, Secure, Fast Elliptic Curve Math Library in C
  ☆63Updated 7 years ago
• isec-tugraz / memsec
  Framework for building transparent memory encryption and authentication solutions
  ☆27Updated 7 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• secworks / blake2
  Hardware implementation of the blake2 hash function
  ☆25Updated 5 years ago
• isec-tugraz / flecc_in_c
  FLECC_IN_C is a FLexible Elliptic Curve Cryptography library written IN C
  ☆18Updated 7 years ago
• secworks / siphash
  Hardware implementation of the SipHash short-inout PRF
  ☆17Updated 7 months ago
• vkrasnov / vpmadd
  Multiplication using AVX512 and AVX512IFMA instructions
  ☆23Updated 9 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆41Updated 9 years ago
• secworks / chacha
  Verilog 2001 implementation of the ChaCha stream cipher.
  ☆43Updated 7 months ago
• inmcm / Simon_Speck_Ciphers
  Implementations of the Simon and Speck Block Ciphers
  ☆101Updated 7 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆16Updated 5 years ago
• keystone-enclave / keystone-sdk
  SDK for Keystone Enclave - ABI/SBI libraries and sample apps
  ☆44Updated 3 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆25Updated 6 years ago
• ikwzm / SECURE_HASH
  SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).
  ☆12Updated 8 years ago
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated 7 months ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 5 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆167Updated 7 years ago
• dqi / ed25519_fpga
  Exploring the Ed25519 (FPGA) design space.
  ☆17Updated 7 years ago
• fpgasystems / caribou
  Caribou: Distributed Smart Storage built with FPGAs
  ☆67Updated 7 years ago
• mmattioli / aes
  AES-128 hardware implementation
  ☆33Updated 5 years ago
• ReconOS / reconos
  ReconOS - Operating System for Reconfigurable Hardware
  ☆29Updated 3 years ago
• hcrypt-project / oblivious
  Oblivious Memory Access under Fully Homomorphic Encryption
  ☆13Updated 10 years ago
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆76Updated 5 years ago
• JarrettR / FPGA-Cryptoparty
  A very very fast VHDL implementation of the WPA2 encryption algorithm.
  ☆25Updated 8 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆59Updated 8 years ago