pemb / siphash
A VHDL implementation of SipHash
☆13Updated 10 years ago
Alternatives and similar repositories for siphash:
Users that are interested in siphash are comparing it to the libraries listed below
- Hardware implementation of the SipHash short-inout PRF☆17Updated 3 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Oblivious Memory Access under Fully Homomorphic Encryption☆13Updated 9 years ago
- Multiplication using AVX512 and AVX512IFMA instructions☆23Updated 9 years ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆39Updated 3 months ago
- Framework for building transparent memory encryption and authentication solutions☆26Updated 6 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- FLECC_IN_C is a FLexible Elliptic Curve Cryptography library written IN C☆18Updated 7 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- chipy hdl☆17Updated 6 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆11Updated 7 years ago
- Reference implementations of the GIMLI permutation☆13Updated 7 years ago
- ☆30Updated 7 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last year
- A C to verilog compiler☆52Updated 9 years ago
- A Verilog Synthesis Regression Test☆35Updated 11 months ago
- Useful utilities for BAR projects☆31Updated last year