hello-eternity / CyberrioLinks
☆40Updated 2 years ago
Alternatives and similar repositories for Cyberrio
Users that are interested in Cyberrio are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆72Updated last year
- Hardware Description Language Translator☆17Updated last week
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- This is a tutorial on standard digital design flow☆82Updated 4 years ago
- ☆44Updated 5 years ago
- sram/rram/mram.. compiler☆43Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last week
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- SKY130 SRAM macros generated by SRAM 22☆18Updated 4 months ago
- ☆47Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆64Updated this week
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- SRAM☆22Updated 5 years ago
- Open Source PHY v2☆32Updated last year
- Logic synthesis and ABC based optimization☆51Updated last month
- A configurable SRAM generator☆56Updated 4 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated 3 weeks ago
- ☆36Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- ☆183Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago