☆40Jun 3, 2023Updated 2 years ago
Alternatives and similar repositories for Cyberrio
Users that are interested in Cyberrio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆47Jun 4, 2023Updated 2 years ago
- ☆12Jun 22, 2023Updated 2 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- PyTorch to Verilog transpiler☆23Mar 17, 2024Updated 2 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated last year
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆19Dec 29, 2024Updated last year
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆34Aug 13, 2024Updated last year
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆18May 1, 2024Updated last year
- Vibe Coding A GPGPU via Cursor + Gemini3 Pro☆54Nov 23, 2025Updated 4 months ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- ☆45Mar 2, 2023Updated 3 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆388Feb 26, 2025Updated last year
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆19Mar 6, 2025Updated last year
- ☆59Jul 11, 2025Updated 8 months ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆66Feb 18, 2024Updated 2 years ago
- Code for Edge Learning Using a Fully Integrated Neuro-Inspired Memristor Chip☆17Jul 16, 2023Updated 2 years ago
- SAR ADC on tiny tapeout☆49Jan 29, 2025Updated last year
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆145Jul 23, 2025Updated 8 months ago
- ☆26Dec 23, 2023Updated 2 years ago
- A comprehensive content-addressable accelerator simulation framework.☆20Nov 15, 2024Updated last year