hello-eternity / CyberrioLinks
☆39Updated 2 years ago
Alternatives and similar repositories for Cyberrio
Users that are interested in Cyberrio are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆68Updated last year
- SKY130 SRAM macros generated by SRAM 22☆18Updated 3 months ago
- ☆47Updated 2 years ago
- This is a tutorial on standard digital design flow☆80Updated 4 years ago
- ☆44Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆93Updated 11 months ago
- ☆36Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆71Updated 3 weeks ago
- SRAM☆22Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated this week
- sram/rram/mram.. compiler☆43Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆95Updated last year
- An infrastructure for integrated EDA☆42Updated 2 years ago
- ☆107Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- ☆87Updated 9 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆193Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 3 years ago
- ☆89Updated this week
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Tools for working with circuits as graphs in python☆126Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- Library of open source Process Design Kits (PDKs)☆61Updated last week