Alternatives and similar repositories for Nasdaq-HFT-FPGA

Users that are interested in Nasdaq-HFT-FPGA are comparing it to the libraries listed below

• Essenceia / low-latency-ethernet

  View on GitHub
  RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.
  ☆60Jan 10, 2024Updated 2 years ago
• Essenceia / ethernet-physical-layer

  View on GitHub
  RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
  ☆33Jan 2, 2024Updated 2 years ago
• evermarkets / market-maker-bot

  View on GitHub
  Market making strategy example
  ☆28Feb 26, 2021Updated 4 years ago
• mustafabbas / ECE1373_2016_hft_on_fpga

  View on GitHub
  High Frequency Trading using Vivado HLS
  ☆166Jun 8, 2017Updated 8 years ago
• aquaxis / gemac

  View on GitHub
  Gigabit MAC + UDP/TCP/IP offload Engine
  ☆35Sep 17, 2019Updated 6 years ago
• muditbhargava66 / High-Frequency-Trading-FPGA-System

  View on GitHub
  The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…
  ☆171Apr 25, 2024Updated last year
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 2 years ago
• Xilinx / BinomialModel

  View on GitHub
  Binomial model
  ☆12Aug 28, 2019Updated 6 years ago
• NaregAmirianMegan / hft-verilog-generator

  View on GitHub
  Convert json descriptions of quant algorithms to verilog HDL.
  ☆13Jul 3, 2020Updated 5 years ago
• lymanZerga11 / arbitrage_bot

  View on GitHub
  A Cryptocurrency Arbitrage bot written in C++ for detecting price differences between Korean exchanges and Binance
  ☆13Jan 22, 2018Updated 8 years ago
• freecores / tiny_aes

  View on GitHub
  AES
  ☆15Oct 4, 2022Updated 3 years ago
• profrodai / mds20_deepfolio

  View on GitHub
  This is the repository for the Models of Sequence Data 2020 Edition for the project DeepFolio
  ☆16Dec 17, 2020Updated 5 years ago
• chenxm1986 / PIM-Toolchain

  View on GitHub
  EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
  ☆18Jun 12, 2025Updated 8 months ago
• Ray-0403 / HFT-using-Machine-Learning

  View on GitHub
  My first high-frequency trading strategy using machine learning
  ☆18Sep 16, 2022Updated 3 years ago
• akzare / HardORB

  View on GitHub
  TCP/IP and UDP/IP protocol stack off-loading
  ☆19Aug 9, 2020Updated 5 years ago
• vincent212 / CME-Market-Data-Handler

  View on GitHub
  A minimalist, low-latency, HFT CME MDP3.0 C++ market data feed handler and pcap file reader (MDP 3.0)
  ☆52Dec 25, 2025Updated last month
• fourth-descender / HFT-Model

  View on GitHub
  Implementation of Avellaneda and Stoikov's High-Frequency Trading Model in a Limit Order Book Context
  ☆23Feb 20, 2025Updated 11 months ago
• iammituraj / skid_buffer

  View on GitHub
  Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.
  ☆29Nov 3, 2025Updated 3 months ago
• AIC2021 / AIC2021_TPU_Template

  View on GitHub
  Template for project1 TPU
  ☆23May 1, 2021Updated 4 years ago
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆895Feb 8, 2026Updated last week
• RS2002 / Label-Unbalance-in-High-Frequency-Trading

  View on GitHub
  [Likelihood Lab Project 2024] Official Repository for The Technical Report, Label Unbalance in High-frequency Trading
  ☆30Mar 20, 2025Updated 10 months ago
• buttercutter / DDR

  View on GitHub
  A simple DDR3 memory controller
  ☆61Jan 9, 2023Updated 3 years ago
• Netnod / FPGA_NTP_SERVER

  View on GitHub
  A FPGA implementation of the NTP and NTS protocols
  ☆62May 31, 2023Updated 2 years ago
• arun1993 / FPGA-Wireless-communication-blocks

  View on GitHub
  Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS
  ☆29Dec 17, 2020Updated 5 years ago
• Gabriele-bot / 100G-verilog-RoCEv2-lite

  View on GitHub
  TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.
  ☆41Updated this week
• datenlord / blue-rdma

  View on GitHub
  RoCEv2 hardware implementation in Bluespec SystemVerilog
  ☆36Sep 12, 2024Updated last year
• FPGA-Networking / HyperParser

  View on GitHub
  ☆35Jun 9, 2022Updated 3 years ago
• shun6-6 / Tri_Eth_UDP_pro_stack

  View on GitHub
  基于FPGA的三速以太网UDP协议栈设计
  ☆35Mar 24, 2024Updated last year
• yudai-il / High-Frequency

  View on GitHub
  High Frequency Analysis Based On Level-2 Data（Limit Order Book& Transaction Data)
  ☆115May 20, 2024Updated last year
• Chainsaw-Team / Chainsaw

  View on GitHub
  a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…
  ☆68Jan 8, 2024Updated 2 years ago
• jhoecmu / ooo-beta

  View on GitHub
  ☆12Aug 12, 2022Updated 3 years ago
• dcblack / logscan

  View on GitHub
  Log file scanner used with EDA tools to classify errors and warnings
  ☆12Nov 14, 2022Updated 3 years ago
• YJiangcm / improved_DeepLOB

  View on GitHub
  This repo contains my reimplementation and improvement of DeepLOB model.
  ☆31Apr 22, 2021Updated 4 years ago
• Jeonghwan-Cheon / lob-deep-learning

  View on GitHub
  Implementation of various deep learning models for limit order book. DeepLOB (Zhang et al., 2018), TransLOB (Wallbridge, 2020), DeepFolio…
  ☆143Dec 11, 2022Updated 3 years ago
• KodAgge / Reinforcement-Learning-for-Market-Making

  View on GitHub
  Using tabular and deep reinforcement learning methods to infer optimal market making strategies
  ☆237Jun 29, 2023Updated 2 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆228Apr 23, 2024Updated last year
• Xilinx / AVED

  View on GitHub
  Alveo Versal Example Design
  ☆56Jan 28, 2026Updated 2 weeks ago
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer

  View on GitHub
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆41Jun 22, 2021Updated 4 years ago
• tsung-wei-huang / ece5960-physical-design

  View on GitHub
  ☆43Nov 28, 2022Updated 3 years ago