RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.
☆115Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for Nasdaq-HFT-FPGA
Users that are interested in Nasdaq-HFT-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆70Jan 10, 2024Updated 2 years ago
- FPGA, CuDNN/CUDA & C++ Hybrid infrastructure for ultra low-latency algorithmic trading. Implements market data parsing, order book manage…☆23Apr 24, 2026Updated 4 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆36Mar 28, 2026Updated 5 months ago
- 10G Low Latency Ethernet☆109Jul 15, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆73Aug 12, 2026Updated 3 weeks ago
- 📉 fpga-accelerated high-freq trading modules☆32Jan 17, 2026Updated 7 months ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated 2 months ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 3 years ago
- Quantitave research and Engineering on various promisory strategies, existing quant problems and opportunities using Mathematics and Stat…☆24Jun 10, 2026Updated 2 months ago
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆82Jan 26, 2025Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆923Aug 28, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SKY130A implementatoin of the Blake2s hash algorithm☆27Dec 3, 2025Updated 9 months ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆43Jul 10, 2026Updated last month
- Market making strategy example☆28Feb 26, 2021Updated 5 years ago
- A minimalist, low-latency, HFT CME MDP3.0 C++ market data feed handler and pcap file reader (MDP 3.0)☆58May 9, 2026Updated 3 months ago
- NASDAQ ITCH parser in Rust☆50Jan 7, 2025Updated last year
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- A股订单簿工具，使用逐笔行情进行订单簿重建、千档快照发布、各档委托队列展示等，包括python模型和FPGA HLS实现。☆405Jan 15, 2024Updated 2 years ago
- ☆21Oct 25, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆959Aug 3, 2026Updated last month
- A simple DDR3 memory controller☆67Aug 20, 2026Updated 2 weeks ago
- ☆137Sep 2, 2023Updated 3 years ago
- C++ Simple Trading Engine☆14Apr 29, 2024Updated 2 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 8 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆23Jul 29, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- ☆56Dec 10, 2019Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆46Jun 22, 2021Updated 5 years ago
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆36Sep 1, 2026Updated last week
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆65Aug 21, 2023Updated 3 years ago
- ☆14May 15, 2023Updated 3 years ago