RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.
☆120Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for Nasdaq-HFT-FPGA
Users that are interested in Nasdaq-HFT-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆72Jan 10, 2024Updated 2 years ago
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆194Apr 25, 2024Updated 2 years ago
- ☆97Mar 25, 2021Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆43Jan 2, 2024Updated 2 years ago
- High Frequency Trading on FPGA☆13Oct 7, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- High Frequency Trading using Vivado HLS☆176Jun 8, 2017Updated 9 years ago
- 10G Low Latency Ethernet☆111Jul 15, 2023Updated 3 years ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆40Mar 28, 2026Updated 7 months ago
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 6 years ago
- NASDAQ ITCH parser in Rust☆50Jan 7, 2025Updated last year
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 4 months ago
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆17Dec 4, 2019Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,021Aug 28, 2026Updated 2 months ago
- Market making strategy example☆27Feb 26, 2021Updated 5 years ago
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 11 months ago
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆87Jan 26, 2025Updated last year
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆44Jul 10, 2026Updated 4 months ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- A股订单簿工具，使用逐笔行情进行订单簿重建、千档快照发布、各档委托队列展示等，包括python模型和FPGA HLS实现。☆424Jan 15, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- NASDAQ TotalView-ITCH 5.0 parsers written in C, Go and Rust☆12Jun 1, 2020Updated 6 years ago
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆17Mar 29, 2026Updated 7 months ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆78Nov 3, 2026Updated last week
- A Cryptocurrency Arbitrage bot written in C++ for detecting price differences between Korean exchanges and Binance☆13Jan 22, 2018Updated 8 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆981Oct 21, 2026Updated 3 weeks ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 7 years ago
- ☆140Sep 2, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple DDR3 memory controller☆68Aug 20, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,511Jul 5, 2024Updated 2 years ago
- TinyTapeout demo pcb's RP2040 functionality☆27Sep 8, 2026Updated 2 months ago
- Playing with C++17 and performance☆14Jun 13, 2018Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 10 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆65Aug 21, 2023Updated 3 years ago
Are these results useful?