Essenceia / Nasdaq-HFT-FPGALinks
RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.
☆56Updated last year
Alternatives and similar repositories for Nasdaq-HFT-FPGA
Users that are interested in Nasdaq-HFT-FPGA are comparing it to the libraries listed below
Sorting:
- High Frequency Trading using Vivado HLS☆159Updated 8 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆45Updated last year
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆145Updated last year
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆19Updated last year
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆31Updated last year
- Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server☆30Updated 6 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- TCP/IP and UDP/IP protocol stack off-loading☆19Updated 5 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- ☆48Updated 5 years ago
- Source files for Getting to Know Vivado course☆19Updated 5 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- A python based verilog parser☆20Updated 5 years ago
- Complete tutorial code.☆21Updated last year
- RTL data structure☆52Updated 2 months ago
- Ethernet interface modules for Cocotb☆71Updated last month
- VNx: Vitis Network Examples☆154Updated 2 months ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆13Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- UVM and System Verilog Manuals☆45Updated 6 years ago
- A place to keep my synthesizable verilog examples.☆45Updated 6 months ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Systemverilog DPI-C call Python function☆26Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago