RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.
☆84Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for Nasdaq-HFT-FPGA
Users that are interested in Nasdaq-HFT-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Market making strategy example☆27Feb 26, 2021Updated 5 years ago
- High Frequency Trading using Vivado HLS☆169Jun 8, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- NASDAQ ITCH parser in Rust☆51Jan 7, 2025Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆175Apr 25, 2024Updated last year
- A Cryptocurrency Arbitrage bot written in C++ for detecting price differences between Korean exchanges and Binance☆13Jan 22, 2018Updated 8 years ago
- C++ Simple Trading Engine☆14Apr 29, 2024Updated last year
- A simple DDR3 memory controller☆62Jan 9, 2023Updated 3 years ago
- ☆14May 15, 2023Updated 2 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 3 years ago
- ☆47Jun 4, 2023Updated 2 years ago
- Alveo Versal Example Design☆61Jan 28, 2026Updated 2 months ago
- 📉 FPGA-accelerated high-freq trading modules.☆31Jan 17, 2026Updated 2 months ago
- A minimalist, low-latency, HFT CME MDP3.0 C++ market data feed handler and pcap file reader (MDP 3.0)☆53Dec 25, 2025Updated 3 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆907Mar 2, 2026Updated 3 weeks ago
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆16Dec 4, 2019Updated 6 years ago
- A FPGA implementation of the NTP and NTS protocols☆63May 31, 2023Updated 2 years ago
- C++14 implementation of an Order Book Stock Exchange☆23Oct 29, 2016Updated 9 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆42Jun 22, 2021Updated 4 years ago
- Database for L2 orderbook - Active Continuation of TectonicDB☆15Mar 31, 2024Updated last year
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆19Jun 12, 2025Updated 9 months ago
- A trading (matching) engine implementation in Rust.☆49Oct 31, 2022Updated 3 years ago
- ☆43Nov 28, 2022Updated 3 years ago