mikeroyal / FPGA-GuideLinks
FPGA Guide
☆14Updated 3 years ago
Alternatives and similar repositories for FPGA-Guide
Users that are interested in FPGA-Guide are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 5 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- A pipelined RISC-V processor☆57Updated last year
- Example of how to get started with olofk/fusesoc.☆17Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated this week
- FPGA examples on Google Colab☆27Updated 3 weeks ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆26Updated 3 weeks ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- HF-RISC SoC☆37Updated 2 weeks ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆32Updated 8 months ago
- RISCV CPU implementation in SystemVerilog☆29Updated this week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆45Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 7 months ago
- ☆17Updated 3 months ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- TinyTapeout-01 submission repo☆32Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆34Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆60Updated 3 years ago
- ☆36Updated 9 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- Collection of projects for various FPGA development boards☆45Updated last year
- Quite OK image compression Verilog implementation☆22Updated 9 months ago