mikeroyal / FPGA-GuideLinks
FPGA Guide
☆14Updated 4 years ago
Alternatives and similar repositories for FPGA-Guide
Users that are interested in FPGA-Guide are comparing it to the libraries listed below
Sorting:
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Updated 4 years ago
- Example of how to get started with olofk/fusesoc.☆19Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 10 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- SAR ADC on tiny tapeout☆45Updated last year
- ☆20Updated 8 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- RV32I single cycle simulation on open-source software Logisim.☆21Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- A Risc-V SoC for Tiny Tapeout☆47Updated 2 months ago
- FPGA examples on Google Colab☆28Updated 5 months ago
- Quite OK image compression Verilog implementation☆23Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆42Updated 2 years ago
- ☆21Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆49Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- A compact, configurable RISC-V core☆13Updated 6 months ago
- ☆24Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- ☆47Updated 2 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆59Updated 2 years ago
- A SoC for DOOM☆20Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year