mikeroyal / FPGA-GuideLinks
FPGA Guide
☆14Updated 3 years ago
Alternatives and similar repositories for FPGA-Guide
Users that are interested in FPGA-Guide are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 8 months ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆19Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 11 months ago
- Tiny Tapeout project build tools + chip integration scripts☆28Updated this week
- A pipelined RISC-V processor☆62Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- HF-RISC SoC☆39Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated last year
- RISCV CPU implementation in SystemVerilog☆32Updated 2 months ago
- Verilog source code for book: Computer Architecture Tutorial☆26Updated 4 years ago
- ☆47Updated 2 years ago
- TinyTapeout-01 submission repo☆32Updated 3 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆37Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- Example of how to get started with olofk/fusesoc.☆18Updated 4 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆28Updated 3 weeks ago
- ☆38Updated 5 months ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated 2 months ago
- FPGA examples on Google Colab☆27Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- RMII Firewall FPGA☆24Updated 6 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated this week