Mirror of git://git.zerfleddert.de/usb-driver
☆22Aug 9, 2013Updated 13 years ago
Alternatives and similar repositories for xilinx-usb-driver
Users that are interested in xilinx-usb-driver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL implementation of an AVR processor.☆20Apr 7, 2015Updated 11 years ago
- A pipelined 68030 softcore in VHDL☆24Nov 25, 2021Updated 4 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated last year
- Cyclone V FPGA board for UnAmiga project with new addon 6 Buttons Megadrive Joystick☆14Jun 24, 2020Updated 6 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Amiga 500 Side Expansion Slot CPU Relocator with Flash Kickstart☆13May 29, 2021Updated 5 years ago
- This is a clone of an SVN repository at svn://svn.code.sf.net/p/ixo-jtag/code. It had been cloned by http://svn2github.com/ , but the ser…☆13May 16, 2014Updated 12 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆38May 25, 2022Updated 4 years ago
- Line coding and clock recovery for a fibre optic link, running on a Spartan 6 FPGA☆14May 29, 2017Updated 9 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆15Apr 17, 2014Updated 12 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆25Aug 24, 2022Updated 4 years ago
- ☆15Sep 23, 2020Updated 6 years ago
- 4 ATA/ATAPI IDE Interface for Commodore Amiga 1200 and Amiga 600 computers☆19Nov 1, 2025Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- An OS X flavored plymouth for Linux Ubuntu.☆12Dec 7, 2017Updated 8 years ago
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆31Aug 9, 2012Updated 14 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Drivers for K1208 Amiga 1200 board☆22May 7, 2018Updated 8 years ago
- Let's Hack It - Webpage☆11Aug 24, 2026Updated 2 months ago
- animate an SVG with a VCD file☆13Aug 3, 2022Updated 4 years ago
- ☆11Jul 26, 2017Updated 9 years ago
- ROS nodes for real-time motion planning and high-level control of an outdoor ground robot☆13Jun 24, 2019Updated 7 years ago
- A minimal makefile build environment for Xilinx FPGAs☆23Aug 23, 2021Updated 5 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 7 months ago
- Contains package that allows converting ROS disparity images to depth images.☆12Mar 23, 2020Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 68000 simulated system with plugins for devices☆19Oct 21, 2025Updated last year
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Rust proc_macro library for bit level field packing.☆10Oct 22, 2026Updated 2 weeks ago
- WIP Big FPGA Gameboy☆22Apr 21, 2021Updated 5 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Mar 26, 2023Updated 3 years ago
- Documenting the Xilinx 7-series bit-stream format.☆16Updated this week