Alternatives and similar repositories for xilinx-usb-driver

Users that are interested in xilinx-usb-driver are comparing it to the libraries listed below

• freecores / ps2
  PS2 interface
  ☆19Updated 7 years ago
• ironsteel / nes_ecp5
  NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board
  ☆37Updated 2 years ago
• emusan / FPGA_HDMI-pcb
  PCB layout for my cheap FPGA HDMI experimenting board
  ☆10Updated 10 years ago
• lawrie / ulx3s_retro
  Retro computing on the Ulx3s ECP5 FPGA board
  ☆24Updated 3 years ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated 2 weeks ago
• douggilliland / Design_A_CPU
  Design a CPU in VHDL
  ☆11Updated 3 years ago
• JohnDMcMaster / project2064
  XC2064 bitstream documentation
  ☆17Updated 6 years ago
• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆90Updated 6 years ago
• lawrie / blackicemxbook
  ☆26Updated 5 years ago
• hdl-util / hdmi-demo
  Demo of hdmi on at 720p with VGA-compatible text mode and sound
  ☆26Updated 2 years ago
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆17Updated 5 years ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆17Updated 2 years ago
• Wren6991 / DVI-PMOD
  DVI PMOD adapter (HDMI connector)
  ☆29Updated 4 years ago
• vmunoz82 / ise14
  EDA Tools: Xilinx ISE 14.7 Dockerfile
  ☆21Updated 3 years ago
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆28Updated 5 years ago
• tomverbeure / jtag_uart_example
  Mini CPU design with JTAG UART support
  ☆20Updated 4 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆28Updated 5 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 9 years ago
• krtkl / snickerdoodle-examples
  Example projects for snickerdoodle
  ☆28Updated 4 years ago
• lawrie / hdmi_examples
  Ice40 open source HDMI examples on BlackIce II
  ☆11Updated 3 years ago
• tomverbeure / fpga_quick_ram_update
  Quickly update a bitstream with new RAM contents
  ☆15Updated 4 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆17Updated 4 years ago
• tmatsuya / i2c_edid
  I2C ROM for EDID (Extended Display Identification Data) on FPGAs
  ☆21Updated 9 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 3 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆60Updated 6 years ago
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Updated 6 years ago
• krabo0om / pauloBlaze
  A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
  ☆23Updated 4 years ago
• abnoname / iceZ0mb1e
  FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
  ☆58Updated 2 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆51Updated 3 years ago
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 9 years ago