An efficient implementation of the Viterbi decoding algorithm in Verilog
☆64Mar 15, 2024Updated 2 years ago
Alternatives and similar repositories for Viterbi-Decoder-in-Verilog
Users that are interested in Viterbi-Decoder-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Viterbi Decoder in verilog☆32May 28, 2019Updated 7 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Reference implementation of GFDM framework☆16Jun 14, 2018Updated 8 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Generalized Frequency Division Multiplexing (GFDM) library for MATLAB.☆17Jun 27, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DVB-S2 LDPC Decoder☆31Jul 17, 2014Updated 12 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 4 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆10Nov 2, 2023Updated 2 years ago
- Hardware Agent☆30Updated this week
- Tool used to create ADI Kuiper Linux userspace images☆21Updated this week
- Construction, encoding and decoding of Polar Codes. List decoding of Polar Codes.☆16Nov 27, 2020Updated 5 years ago
- Matlab implementation of polar codes for a BEC☆11Dec 1, 2017Updated 8 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 13 years ago
- CNN-Aided Bit-Flipping for Belief Propagation Polar Decoder☆11Mar 12, 2021Updated 5 years ago
- Lime Digital Signal Processing☆30Nov 25, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆31Dec 5, 2024Updated last year
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Jul 14, 2026Updated last week
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 2 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- Video Stream Scaler☆42Jul 17, 2014Updated 12 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated last year
- The USRP™ Hardware Driver FPGA Repository☆306Dec 13, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- ☆16Dec 15, 2017Updated 8 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆477Jan 29, 2023Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago