jfoshea / Viterbi-Decoder-in-VerilogLinks
An efficient implementation of the Viterbi decoding algorithm in Verilog
☆54Updated last year
Alternatives and similar repositories for Viterbi-Decoder-in-Verilog
Users that are interested in Viterbi-Decoder-in-Verilog are comparing it to the libraries listed below
Sorting:
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆116Updated last year
- Verilog digital signal processing components☆150Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆31Updated 11 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- 10G Low Latency Ethernet☆59Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- DVB-S2 LDPC Decoder☆27Updated 11 years ago
- ☆76Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- Verilog实现OFDM基带☆44Updated 9 years ago