An efficient implementation of the Viterbi decoding algorithm in Verilog
☆63Mar 15, 2024Updated 2 years ago
Alternatives and similar repositories for Viterbi-Decoder-in-Verilog
Users that are interested in Viterbi-Decoder-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of W…☆14Feb 19, 2022Updated 4 years ago
- Reference implementation of GFDM framework☆16Jun 14, 2018Updated 8 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generalized Frequency Division Multiplexing (GFDM) library for MATLAB.☆17Jun 27, 2018Updated 8 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 5 years ago
- DVB-S2 LDPC Decoder☆32Jul 17, 2014Updated 12 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- Simple GNU Radio for Android app communicating with USRP hardware☆10Apr 22, 2016Updated 10 years ago
- Real time WIFI (0.5ms performance). This repo makes the diff from the original v3.13.2 drivers to the modifications for RT-WiFi 0.1.☆10Sep 1, 2017Updated 9 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- ☆11Nov 11, 2025Updated 11 months ago
- Charter, TSC, and other governance documents.☆12Oct 19, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆22Jun 15, 2022Updated 4 years ago
- This buildroot fork contains customized recipes for generating AMD-Xilinx SoC and Intel SoC embedded Linux images for use with MathWorks …☆32Nov 17, 2025Updated 11 months ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆44Mar 15, 2019Updated 7 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆484Jan 29, 2023Updated 3 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 10 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- Verilog based BCH encoder/decoder☆139Sep 26, 2022Updated 4 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The source codes of the fast x86 LDPC decoder published☆29Oct 1, 2020Updated 6 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆253Nov 29, 2023Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 9 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆53Updated this week
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Program Files and Lab files for "Error Correction Coding"☆39Aug 19, 2020Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Oct 25, 2026Updated last week
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Nov 2, 2023Updated 2 years ago
- Matlab implementation of polar codes for a BEC☆11Dec 1, 2017Updated 8 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆234Apr 29, 2025Updated last year
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Tool used to create ADI Kuiper Linux userspace images☆22Oct 23, 2026Updated last week