jfoshea / Viterbi-Decoder-in-VerilogLinks
An efficient implementation of the Viterbi decoding algorithm in Verilog
☆54Updated last year
Alternatives and similar repositories for Viterbi-Decoder-in-Verilog
Users that are interested in Viterbi-Decoder-in-Verilog are comparing it to the libraries listed below
Sorting:
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆113Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆75Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆51Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- Verilog digital signal processing components☆146Updated 2 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆57Updated 3 years ago
- 10G Low Latency Ethernet☆56Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆66Updated 8 years ago
- ☆73Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆90Updated 4 years ago
- DVB-S2 LDPC Decoder☆27Updated 11 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆56Updated 3 weeks ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago