secworks / ascon
Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm
☆10Updated 4 months ago
Alternatives and similar repositories for ascon:
Users that are interested in ascon are comparing it to the libraries listed below
- ☆21Updated 9 months ago
- Verilog Hardware Design of Ascon☆22Updated this week
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Implemented The UART with FIFO☆14Updated 5 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- hardware implement of huffman coding(written in verilog)☆12Updated 7 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆52Updated 7 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆33Updated 10 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆33Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆14Updated last year
- A demo system for Ibex including debug support and some peripherals☆63Updated 2 weeks ago
- ☆13Updated 10 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago