secworks / asconLinks
Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm
☆10Updated 6 months ago
Alternatives and similar repositories for ascon
Users that are interested in ascon are comparing it to the libraries listed below
Sorting:
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- ☆21Updated 11 months ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现, 基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- Implemented The UART with FIFO☆14Updated 5 years ago
- Hardware Design of Ascon☆23Updated this week
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- opensource crypto IP core☆27Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- ☆13Updated 10 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Senior Design Project at UW-Madison ECE☆15Updated 2 years ago
- ☆23Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago