secworks / asconLinks
Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm
☆10Updated 6 months ago
Alternatives and similar repositories for ascon
Users that are interested in ascon are comparing it to the libraries listed below
Sorting:
- ☆21Updated 11 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Implemented The UART with FIFO☆14Updated 5 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- Verilog Hardware Design of Ascon☆22Updated last week
- Tools for PUF analysis☆11Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆48Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- opensource crypto IP core☆27Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- ☆23Updated 6 years ago
- Senior Design Project at UW-Madison ECE☆15Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- hardware implement of huffman coding(written in verilog)☆12Updated 7 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago