ovpanait / zynq-aesLinks
AES hardware engine for Xilinx Zynq platform
☆32Updated 4 years ago
Alternatives and similar repositories for zynq-aes
Users that are interested in zynq-aes are comparing it to the libraries listed below
Sorting:
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆67Updated 5 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- ☆79Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆75Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆33Updated 6 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆95Updated 4 years ago
- Ethernet interface modules for Cocotb☆71Updated last month
- ☆87Updated 8 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Updated 7 years ago
- ☆74Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 5 years ago
- Implementation of the PCIe physical layer☆56Updated 3 months ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Verilog Ethernet Switch (layer 2)☆49Updated 2 years ago
- PCI express simulation framework for Cocotb☆180Updated last month
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ☆36Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago