AES hardware engine for Xilinx Zynq platform
☆32Aug 22, 2021Updated 4 years ago
Alternatives and similar repositories for zynq-aes
Users that are interested in zynq-aes are comparing it to the libraries listed below
Sorting:
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- BNG/PPPoE P4 software☆18Mar 20, 2020Updated 5 years ago
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 12 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Feb 28, 2026Updated last week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Sep 14, 2021Updated 4 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- AES加密解密算法的Verilog实现☆70Jan 17, 2016Updated 10 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- Multipurpose GUI/Datalogger software for ground station with real time plotting up to 8 sensors.☆11Nov 10, 2023Updated 2 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- 自己学习 Qt QCustomPlot库的例程☆12Oct 18, 2020Updated 5 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- ☆13Apr 14, 2023Updated 2 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Apr 3, 2023Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 3 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Qt串口调试工具☆10Jul 19, 2017Updated 8 years ago
- ☆11Oct 9, 2023Updated 2 years ago
- OneWire library custom engineered for JLD505 boards with DS2480B chips☆11Jul 1, 2015Updated 10 years ago
- 国产IC联盟，旨在收集一些进口芯片的国产替代方案，帮助开发者在最低转换成本的前提下，可靠快速地进行方案切换，以应对成本日益渐增的进口芯片。☆11Aug 15, 2020Updated 5 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- M-VAVE Chocolate MIDI Controller SysEx☆11Jun 27, 2024Updated last year
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆419Dec 29, 2025Updated 2 months ago
- Structure refinement software for total scattering data☆12Updated this week
- 移植LWIP，支持freeRTOS和socket编程☆10Mar 8, 2019Updated 7 years ago
- lwip with simple IPsec and MACsec implementations☆12Jun 24, 2022Updated 3 years ago
- Computer Vision primitives library☆15Sep 28, 2021Updated 4 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- [Qt] 带分解动画的三角形指示条☆12Jan 4, 2021Updated 5 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- ☆10Nov 10, 2017Updated 8 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- 一个自创的串口通信助手和调试助手☆12Apr 17, 2022Updated 3 years ago