AES hardware engine for Xilinx Zynq platform
☆32Aug 22, 2021Updated 4 years ago
Alternatives and similar repositories for zynq-aes
Users that are interested in zynq-aes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 13 years ago
- BNG/PPPoE P4 software☆18Mar 20, 2020Updated 6 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Jul 8, 2026Updated 3 weeks ago
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆78Sep 14, 2021Updated 4 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AES-128 hardware implementation☆33May 4, 2020Updated 6 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- VHDL PCIe Transceiver☆34Jul 2, 2020Updated 6 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- Explore the depths of a Dungeon to get the Og's Blood.☆16May 26, 2022Updated 4 years ago
- ☆11Oct 9, 2023Updated 2 years ago
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- Материалы к статье "Препарируем Hyper V"☆13Nov 5, 2014Updated 11 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- 移植LWIP，支持freeRTOS和socket编程☆10Mar 8, 2019Updated 7 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆80Mar 6, 2019Updated 7 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆11Oct 14, 2014Updated 11 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- ☆48Sep 27, 2017Updated 8 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago