ovpanait / zynq-aes
AES hardware engine for Xilinx Zynq platform
☆30Updated 3 years ago
Alternatives and similar repositories for zynq-aes:
Users that are interested in zynq-aes are comparing it to the libraries listed below
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 4 months ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- ☆58Updated 2 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆42Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆50Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- NVMe Controller featuring Hardware Acceleration☆85Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Ethernet interface modules for Cocotb☆62Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A simple DDR3 memory controller☆53Updated 2 years ago
- Repository for Xilinx PCIe DMA drivers☆44Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- FPGA implementation of Chinese SM4 encryption algorithm.☆51Updated 7 years ago
- ☆21Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 5 months ago