AES hardware engine for Xilinx Zynq platform
☆32Aug 22, 2021Updated 5 years ago
Alternatives and similar repositories for zynq-aes
Users that are interested in zynq-aes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 13 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- AES-based-on-FPGA developed by verilog.☆22Apr 23, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 8 years ago
- STM32H7 ADC Multi Channel Multi Conversion TriggerTimer with Oversample and data transmit with DMA, In HAL/LL library☆10Aug 8, 2021Updated 5 years ago
- BNG/PPPoE P4 software☆18Mar 20, 2020Updated 6 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆471Dec 29, 2025Updated 10 months ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆63Oct 26, 2026Updated last week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆82Sep 14, 2021Updated 5 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆18Mar 22, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.☆10May 31, 2019Updated 7 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- AES-128 hardware implementation☆36May 4, 2020Updated 6 years ago
- Animals classification using CNN☆10Aug 29, 2019Updated 7 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 4 years ago
- A simple UVM project. The DUT(RTL) is a simple amplifier.☆10Sep 28, 2022Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- ☆11Oct 9, 2023Updated 3 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 6 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 6 years ago
- Small example of using Metal in Swift☆11Jul 28, 2016Updated 10 years ago
- VHDL PCIe Transceiver☆36Jul 2, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- 移植LWIP，支持freeRTOS和socket编程☆10Mar 8, 2019Updated 7 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- ☆17Jul 21, 2017Updated 9 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 3 years ago
- AI co-pilot for data analytics, data engineering, and ML science☆19Aug 21, 2023Updated 3 years ago