AES hardware engine for Xilinx Zynq platform
☆32Aug 22, 2021Updated 5 years ago
Alternatives and similar repositories for zynq-aes
Users that are interested in zynq-aes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated last year
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- BB-Gen: Packet Crafter☆17Aug 2, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆463Dec 29, 2025Updated 8 months ago
- Animals classification using CNN☆10Aug 29, 2019Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆79Sep 14, 2021Updated 5 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- ☆11Feb 19, 2024Updated 2 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- Ledger Donjon CTF 2020☆17Nov 16, 2021Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- VHDL PCIe Transceiver☆35Jul 2, 2020Updated 6 years ago
- A community service manual for Tesla vehicles.☆17Apr 12, 2023Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆38May 12, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Explore the depths of a Dungeon to get the Og's Blood.☆16May 26, 2022Updated 4 years ago
- ☆11Oct 9, 2023Updated 2 years ago
- Real Time Safety Heap Allocator☆21Aug 25, 2024Updated 2 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Материалы к статье "Препарируем Hyper V"☆13Nov 5, 2014Updated 11 years ago
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆80Mar 6, 2019Updated 7 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 3 years ago
- ☆11Oct 14, 2014Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Dye cell files for a DIY dye laser☆16May 21, 2023Updated 3 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago