ovpanait / zynq-aes
AES hardware engine for Xilinx Zynq platform
☆30Updated 3 years ago
Alternatives and similar repositories for zynq-aes:
Users that are interested in zynq-aes are comparing it to the libraries listed below
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- ☆56Updated 2 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆48Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- opensource crypto IP core☆27Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆42Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 9 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- AES加密解密算法的Verilog实现☆65Updated 9 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆47Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- NVMe Controller featuring Hardware Acceleration☆85Updated 3 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- Repository for Xilinx PCIe DMA drivers☆43Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆13Updated 9 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆22Updated 4 years ago