ovpanait / zynq-aesView external linksLinks
AES hardware engine for Xilinx Zynq platform
☆32Aug 22, 2021Updated 4 years ago
Alternatives and similar repositories for zynq-aes
Users that are interested in zynq-aes are comparing it to the libraries listed below
Sorting:
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- BNG/PPPoE P4 software☆18Mar 20, 2020Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61May 12, 2025Updated 9 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Sep 14, 2021Updated 4 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- Multipurpose GUI/Datalogger software for ground station with real time plotting up to 8 sensors.☆11Nov 10, 2023Updated 2 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- 自己学习 Qt QCustomPlot库的例程☆12Oct 18, 2020Updated 5 years ago
- ☆13Apr 14, 2023Updated 2 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- — 基于 .NET 8 的 Windows 串口调试助手，支持串口管理、实时收发与脚本扩展。— Windows Serial Port Debugging Assistant based on .NET 8, supporting serial port managemen…☆17Dec 1, 2025Updated 2 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Apr 3, 2023Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Apr 1, 2020Updated 5 years ago
- Animals classification using CNN☆10Aug 29, 2019Updated 6 years ago
- Qt串口调试工具☆10Jul 19, 2017Updated 8 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- ☆11Oct 9, 2023Updated 2 years ago
- 国产IC联盟，旨在收集一些进口芯片的国产替代方案，帮助开发者在最低转换成本的前提下，可靠快速地进行方案切换，以应对成本日益渐增的进口芯片。☆11Aug 15, 2020Updated 5 years ago
- OneWire library custom engineered for JLD505 boards with DS2480B chips☆11Jul 1, 2015Updated 10 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆414Dec 29, 2025Updated last month
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆39Aug 26, 2016Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Digital circuit simulator, written by Jeffery P. Hansen☆10Aug 29, 2019Updated 6 years ago
- 利用扩展卡尔曼滤波进行姿态解算☆14Dec 8, 2015Updated 10 years ago
- Config files for my GitHub profile.☆13Apr 22, 2022Updated 3 years ago
- This is a custom file system model that can be used with the QTreeView control. Unlike QFileSystemModel, QCustomFileSystemModel can be in…☆12Jan 30, 2024Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- Guitar Hero: Fast Fourier Edition. An MIT 6.111 final project that uses the power of the FPGA to play guitar hero with real guitars.☆13Dec 11, 2015Updated 10 years ago
- [Qt控件] 桌面应用消息通知管理控件（仿Windows消息，支持多通知、同时通知、开关动画等）☆10Oct 2, 2019Updated 6 years ago