sbates130272 / capi-textswapLinks
A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.
☆18Updated 9 years ago
Alternatives and similar repositories for capi-textswap
Users that are interested in capi-textswap are comparing it to the libraries listed below
Sorting:
- Power Service Layer Simulation Engine☆29Updated 3 years ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Updated 4 years ago
- AFU framework for streaming applications with CAPI.☆13Updated 7 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- CAPI SNAP Framework Hardware and Software☆109Updated 4 years ago
- ☆24Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆67Updated 9 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- ☆87Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆101Updated 2 weeks ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 5 years ago
- ☆24Updated 9 years ago
- AMD OpenNIC Shell includes the HDL source files☆117Updated 5 months ago
- The Task Parallel System Composer (TaPaSCo)☆109Updated last month
- Open Programmable Acceleration Engine☆265Updated 3 weeks ago
- VNx: Vitis Network Examples☆150Updated 10 months ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆104Updated 7 years ago
- This repo contains the Limago code☆86Updated last month
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated 11 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.☆21Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- ☆63Updated 4 months ago