sbates130272 / capi-textswap
A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.
☆18Updated 9 years ago
Alternatives and similar repositories for capi-textswap:
Users that are interested in capi-textswap are comparing it to the libraries listed below
- Power Service Layer Simulation Engine☆28Updated 3 years ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Updated 4 years ago
- AFU framework for streaming applications with CAPI.☆13Updated 6 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated this week
- CAPI SNAP Framework Hardware and Software☆109Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆67Updated 5 months ago
- ☆84Updated 2 years ago
- ☆22Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- ☆59Updated 6 months ago
- This repo contains the Limago code☆79Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 3 weeks ago
- Open Programmable Acceleration Engine☆261Updated this week
- The Task Parallel System Composer (TaPaSCo)☆107Updated 2 weeks ago
- Distributed Accelerator OS☆61Updated 2 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆44Updated 5 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 4 years ago
- PCI express simulation framework for Cocotb☆146Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- AMD OpenNIC Shell includes the HDL source files☆106Updated 3 weeks ago
- ☆12Updated 9 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆86Updated 3 years ago
- ☆23Updated 8 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆123Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 7 months ago
- Connectal is a framework for software-driven hardware development.☆163Updated last year
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆73Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆89Updated last month