litaotju / edif-parserLinks
A c project for EDIF format parse.
☆14Updated 9 years ago
Alternatives and similar repositories for edif-parser
Users that are interested in edif-parser are comparing it to the libraries listed below
Sorting:
- EpicSim Project☆71Updated 4 years ago
- EDIF netlist checker tool☆26Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- FPGA tool performance profiling☆103Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated 2 weeks ago
- A Hardware Construct Language☆44Updated 3 years ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆92Updated 6 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆102Updated 9 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆229Updated this week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- D3.js based wave (signal) visualizer☆67Updated 3 months ago
- EDA wiki☆53Updated 2 years ago
- ☆44Updated 5 years ago
- The home of the Chisel3 website☆21Updated last year
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- ☆104Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆168Updated last month
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆67Updated 2 years ago