litaotju / edif-parser
A c project for EDIF format parse.
☆11Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for edif-parser
- EDIF netlist checker tool☆24Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Torc: Tools for Open Reconfigurable Computing☆39Updated 7 years ago
- The source code that empowers OpenROAD Cloud☆11Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆29Updated 3 years ago
- Chisel Things for OFDM☆30Updated 4 years ago
- A collection of core generators to use with FuseSoC☆13Updated 2 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆32Updated 9 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆23Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆17Updated 8 months ago
- Fine Grain FPGA Overlay Architecture and Tools☆24Updated 3 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Mirror of tachyon-da cvc Verilog simulator☆37Updated last year
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 2 years ago
- Collection of test cases for Yosys☆17Updated 2 years ago
- ☆52Updated 2 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆39Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- The specification for the FIRRTL language☆46Updated this week
- A collection of big designs to run post-synthesis simulations with yosys☆47Updated 9 years ago
- Freecores website☆19Updated 7 years ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- EpicSim Project☆70Updated 3 years ago