lzw545 / openggLinks
OpenGL-like graphics pipeline on a Xilinx FPGA
☆32Updated 14 years ago
Alternatives and similar repositories for opengg
Users that are interested in opengg are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 12 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- verilog/FPGA hardware description for very simple GPU☆17Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Minimal microprocessor☆20Updated 7 years ago
- VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU☆36Updated 8 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- A SoC for DOOM☆17Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 12 years ago
- A Full Hardware Real-Time Ray-Tracer☆102Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated this week
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- HDMI core in Chisel HDL☆51Updated last year
- LatticeMico32 soft processor☆106Updated 10 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated last week