Alternatives and similar repositories for NPUcoreLA:

Users that are interested in NPUcoreLA are comparing it to the libraries listed below

• xiazhuo / nscc2022_personal
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆55Updated 10 months ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆48Updated 10 months ago
• fluctlight001 / cpu_for_nscscc2020
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆34Updated 4 years ago
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆44Updated 2 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆122Updated 6 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆133Updated 3 months ago
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 5 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆496Updated 5 months ago
• Sevenqi7 / NSCSCC-2022
  2022龙芯杯个人赛三等奖作品
  ☆13Updated last year
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆10Updated 9 months ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆246Updated 3 weeks ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆224Updated 3 years ago
• leesum1 / ysyx
  一生一芯项目
  ☆11Updated last year
• ffhh927 / NSCSCC-2023-mips
  2023龙芯杯mips赛道作品
  ☆10Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 10 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆25Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆54Updated last year
• OSCPU / ysyx-workbench
  ☆125Updated 4 months ago
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆33Updated 6 months ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆14Updated 5 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆21Updated last year
• ykykzq / SimpleCPU
  基于LoongArch32/MIPS32指令集的七级流水线CPU。NSCSCC（龙芯杯）2023参赛作品。
  ☆11Updated last month
• BryanHeBY / NJU_DigitalDesignProject
  A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N
  ☆11Updated 2 years ago
• OSCPU / ysyxSoC
  ☆78Updated 3 weeks ago
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆21Updated 10 months ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆117Updated 4 years ago
• OSCPU / yosys-sta
  ☆49Updated 3 weeks ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆27Updated 9 months ago