SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
☆124Nov 4, 2024Updated last year
Alternatives and similar repositories for sycl
Users that are interested in sycl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group☆459Nov 2, 2024Updated last year
- SYCL Conformance Tests☆76Updated this week
- SYCL Open Source Specification☆160Updated this week
- Intel staging area for llvm.org contribution. Home for Intel LLVM-based projects.☆21Feb 17, 2021Updated 5 years ago
- SYCL Academy, a set of learning materials for SYCL heterogeneous programming☆545Oct 7, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆55Jan 26, 2023Updated 3 years ago
- Xilinx Modifications to Halide☆14May 3, 2021Updated 5 years ago
- List all available information about all SYCL devices and platforms☆15Sep 14, 2020Updated 6 years ago
- Compiler for multiple programming models (SYCL, C++ standard parallelism, HIP/CUDA) for CPUs and GPUs from all vendors: The independent, …☆1,961Updated this week
- Experimental path tracing with C++20 and SYCL☆28Jul 5, 2021Updated 5 years ago
- ☆35Sep 10, 2024Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- Archived implementation of BLAS using the SYCL open standard. See oneMath for a replacement.☆259Jan 13, 2025Updated last year
- High-level C++ for Accelerator Clusters☆158Oct 21, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated 2 years ago
- Experimental OpenCL SPIR-V to OpenCL C translator☆29Mar 1, 2026Updated 7 months ago
- Synchronous, single-threaded, library-only SYCL implementation for debugging and verification.☆42Aug 11, 2026Updated 2 months ago
- ☆13Jul 24, 2026Updated 3 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- Intel staging area for llvm.org contribution. Home for Intel LLVM-based projects.☆1,547Updated this week
- Open Source Parallel STL implementation☆529Jan 26, 2024Updated 2 years ago
- The missing OpenCL 3.0 driver for macOS☆13Dec 14, 2022Updated 3 years ago
- ☆152Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Collection of samples and utilities for using ComputeCpp, Codeplay's SYCL implementation☆324Aug 11, 2023Updated 3 years ago
- MathLib is a versatile C++ library that provides a wide range of mathematical algorithms and functions, including but not limited to tran…☆10Jun 6, 2023Updated 3 years ago
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆177Oct 23, 2026Updated last week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- A SYCL Implementation for CPU and SX-Aurora TSUBASA☆55Feb 27, 2023Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆243Apr 23, 2024Updated 2 years ago
- oneAPI Technical Advisory Board (TAB) Meeting Notes☆72Feb 5, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Run Time for AIE and FPGA based platforms☆692Updated this week
- Simple starter code for SYCL and Eigen☆18Mar 29, 2017Updated 9 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆344Jan 20, 2025Updated last year
- Source code for 'Data Parallel C++: Programming Accelerated Systems Using C++ and SYCL' by James Reinders, Ben Ashbaugh, James Brodman, M…☆292May 11, 2026Updated 5 months ago
- Abstraction Library for Parallel Kernel Acceleration☆432Updated this week
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago