SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
☆124Nov 4, 2024Updated last year
Alternatives and similar repositories for sycl
Users that are interested in sycl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group☆456Nov 2, 2024Updated last year
- SYCL Open Source Specification☆148Jun 4, 2026Updated last week
- SYCL Conformance Tests☆73Jun 3, 2026Updated last week
- Intel staging area for llvm.org contribution. Home for Intel LLVM-based projects.☆18Feb 17, 2021Updated 5 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆55Jan 26, 2023Updated 3 years ago
- SYCL Academy, a set of learning materials for SYCL heterogeneous programming☆529Feb 13, 2026Updated 3 months ago
- ☆35Sep 10, 2024Updated last year
- Experimental path tracing with C++20 and SYCL☆28Jul 5, 2021Updated 4 years ago
- Compiler for multiple programming models (SYCL, C++ standard parallelism, HIP/CUDA) for CPUs and GPUs from all vendors: The independent, …☆1,875Updated this week
- Synchronous, single-threaded, library-only SYCL implementation for debugging and verification.☆38Feb 2, 2026Updated 4 months ago
- Archived implementation of BLAS using the SYCL open standard. See oneMath for a replacement.☆259Jan 13, 2025Updated last year
- High-level C++ for Accelerator Clusters☆155May 28, 2026Updated 2 weeks ago
- List all available information about all SYCL devices and platforms☆15Sep 14, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Experimental OpenCL SPIR-V to OpenCL C translator☆29Mar 1, 2026Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- The missing OpenCL 3.0 driver for macOS☆13Dec 14, 2022Updated 3 years ago
- Open Source Parallel STL implementation☆531Jan 26, 2024Updated 2 years ago
- A SYCL Implementation for CPU and SX-Aurora TSUBASA☆54Feb 27, 2023Updated 3 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Simple starter code for SYCL and Eigen☆18Mar 29, 2017Updated 9 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆104Jun 30, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 100 Gbps TCP/IP stack for Vitis shells☆234Apr 23, 2024Updated 2 years ago
- oneAPI Technical Advisory Board (TAB) Meeting Notes☆72Feb 5, 2024Updated 2 years ago
- Source code for 'Data Parallel C++: Mastering DPC++ for Programming of Heterogeneous Systems using C++ and SYCL' by James Reinders, Ben A…☆285May 11, 2026Updated last month
- Run Time for AIE and FPGA based platforms☆665Updated this week
- Object-oriented extension to the CMake language.☆13Jun 18, 2025Updated 11 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Collection of samples and utilities for using ComputeCpp, Codeplay's SYCL implementation☆326Aug 11, 2023Updated 2 years ago
- SYCL Reference Manual☆30Feb 11, 2026Updated 4 months ago
- Intel staging area for llvm.org contribution. Home for Intel LLVM-based projects.☆1,486Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A reference implementation of std::simd, providing data parallel types in the C++ standard☆14Mar 9, 2020Updated 6 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- Algorithmic C Math Library☆67May 19, 2026Updated 3 weeks ago
- ☆11Jul 13, 2022Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated last month
- IREE plugin repository for the AMD AIE accelerator☆131Updated this week
- Header-only library of GPU-accelerated, concurrent data structures.☆12Nov 11, 2025Updated 7 months ago