triSYCL / syclLinks
SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
☆118Updated 6 months ago
Alternatives and similar repositories for sycl
Users that are interested in sycl are comparing it to the libraries listed below
Sorting:
- SYCL Conformance Tests☆71Updated last week
- SYCL Benchmark Suite☆64Updated 3 months ago
- ☆84Updated this week
- SYCL Open Source Specification☆135Updated this week
- ☆55Updated 2 years ago
- SYCL Reference Manual☆28Updated last year
- Archived implementation of BLAS using the SYCL open standard. See oneMath for a replacement.☆261Updated 4 months ago
- ☆99Updated this week
- portDNN is a library implementing neural network algorithms written using SYCL☆113Updated last year
- Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group☆443Updated 7 months ago
- IREE plugin repository for the AMD AIE accelerator☆97Updated this week
- Experimental OpenCL SPIR-V to OpenCL C translator☆26Updated 4 months ago
- ROCm SPARSE marshalling library☆67Updated this week
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- Simple OpenCL Samples that Build with Khronos Headers and Libs☆105Updated 3 weeks ago
- OpenCL/SPIR-V implementation of HIP☆104Updated 2 years ago
- A SYCL-specific LLVM-to-MLIR converter☆2Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- Synchronous, single-threaded, library-only SYCL implementation for debugging and verification.☆35Updated last month
- Advanced Profiling and Analytics for AMD Hardware☆156Updated this week
- Tensor Tiling Library☆36Updated last month
- SYCL-ML is a C++ library, implementing classical machine learning algorithms using SYCL.☆66Updated 5 years ago
- ROCm Parallel Primitives☆172Updated this week
- Intercept Layer for Debugging and Analyzing OpenCL Applications☆328Updated this week
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆135Updated this week
- SYCL-based Stencil Simulation Framework Targeting FPGAs☆13Updated 9 months ago
- Intel Data Parallel C++ (and SYCL 2020) Tutorial.☆93Updated 3 years ago
- High-level C++ for Accelerator Clusters☆145Updated last week
- oneAPI Technical Advisory Board (TAB) Meeting Notes☆72Updated last year
- ROCm - AMDGPU Compute Application Binary Interface☆41Updated 3 years ago