Compares the different RISC-V soft cores in order to help you select the best one for your application.
☆20Jun 13, 2025Updated last year
Alternatives and similar repositories for awesome-risc-v-soft-cores
Users that are interested in awesome-risc-v-soft-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 3 months ago
- A Curated Directory of Awesome Cologne Chips' GateMate FPGA Links.☆28Feb 21, 2026Updated 5 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Frank Sergeant's Pygmy Forth for Desktops (anywhere Python runs)☆18Sep 22, 2019Updated 6 years ago
- logs mqtt data for each topic in a separate file☆15Feb 22, 2024Updated 2 years ago
- Realtek Unmanaged Switch Class Wrapper is a user-friendly Arduino library for Realtek's unmanaged switch ICs. It wraps around Realtek's o…☆16Nov 17, 2023Updated 2 years ago
- Small tweaks of standart Adwaita theme for my desktop (based on adw-mod currently).☆11May 16, 2026Updated 2 months ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- high abstraction synthesis☆13Apr 8, 2024Updated 2 years ago
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- ☆12Nov 12, 2020Updated 5 years ago
- Freeconnect is a collection of In-circuit connectors with open source design files and documentation.☆13Jul 26, 2021Updated 5 years ago
- An interface library for micropython built around asynchronous iterators.☆11Sep 25, 2024Updated last year
- Tutorials for getting started with an f8 softcore on an FPGA board☆13Aug 17, 2025Updated 11 months ago
- The xv6 operating system, ported to the Raspberry Pi☆16Oct 16, 2019Updated 6 years ago
- SPIFlashProgrammer is a small and fast SPI Flash programming tool that's designed to be easy to use☆16May 15, 2023Updated 3 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A collection of headers containing useful tools and gadgets for building C++ programs☆11Feb 26, 2025Updated last year
- ☆16Aug 15, 2024Updated last year
- Read out firmware of some STM32 parts☆15Jul 20, 2025Updated last year
- ☆35Sep 10, 2024Updated last year
- ☆16Sep 9, 2025Updated 10 months ago
- WolkGateway bridges communication between WolkAbout IoT platform and multiple devices connected to it☆12Nov 27, 2024Updated last year
- Posture Recognition ML algorithms☆12Nov 4, 2022Updated 3 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- VSCodium for LoongArch with system-wide Electron.☆12Dec 14, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 2 months ago
- OS2022-Proj95☆11Jun 5, 2022Updated 4 years ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- PowerSDR ke9ns v2.8 for the Flex-1500, Flex-3000, Flex-5000☆14Nov 7, 2025Updated 8 months ago
- How to automatically get version and build number into a C++ executable☆16Jan 7, 2024Updated 2 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago