☆57Sep 15, 2026Updated last week
Alternatives and similar repositories for i3c-core
Users that are interested in i3c-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Sep 29, 2025Updated 11 months ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆53Updated this week
- HW Design Collateral for Caliptra RoT IP☆154Updated this week
- ☆16May 25, 2026Updated 4 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Jun 16, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆63Updated this week
- UVM Verification Environment for the CVFPU☆24Aug 27, 2026Updated last month
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆137May 8, 2020Updated 6 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 3 months ago
- ☆18Sep 9, 2024Updated 2 years ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 6 months ago
- ☆47Sep 8, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Python package for generating HDL wrappers and top modules for HDL sources☆135Updated this week
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 3 months ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 6 months ago
- ☆15Jul 5, 2019Updated 7 years ago
- Coverview☆35Sep 10, 2026Updated 2 weeks ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆35Nov 3, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆38Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆45Sep 16, 2026Updated last week
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆19Jun 4, 2026Updated 3 months ago
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- 这是一个用chisel实现的FP8混合乘加单元☆18Jun 18, 2025Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- Reference OpenTitan Provisioning Infrastructure☆16Updated this week
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- APB Logic☆29Updated this week
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆13Jan 9, 2025Updated last year
- VeeR EL2 Core☆346Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago