☆59Oct 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for i3c-core
Users that are interested in i3c-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Design Collateral for Caliptra RoT IP☆160Updated this week
- ☆11Apr 6, 2025Updated last year
- ☆16Sep 29, 2025Updated last year
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆56Updated this week
- ☆16May 25, 2026Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆70Updated this week
- ☆18Sep 9, 2024Updated 2 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Oct 4, 2026Updated last month
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- UVM Verification Environment for the CVFPU☆26Aug 27, 2026Updated 2 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆137May 8, 2020Updated 6 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 5 months ago
- This repository contains sample code integrating Renode with Verilator☆28May 27, 2025Updated last year
- ☆16Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- This repository contains the implementation of an SPI (Serial Peripheral Interface) communication protocol with single port sync RAM.☆11Jan 31, 2025Updated last year
- VeeR EL2 Core☆349Updated this week
- ☆149Updated this week
- Multi-bit Synchronization across Clock Domains☆10May 18, 2018Updated 8 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- A light-weight hardware oriented synchronous stream cipher.☆13Mar 19, 2022Updated 4 years ago
- AmorphOS open source FPGA operating system project☆10Apr 16, 2020Updated 6 years ago
- ☆48Oct 6, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- UVM verification kits which uses YASA as simulation script☆19Dec 10, 2019Updated 6 years ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆49Updated this week
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆72Aug 7, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 8 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆46Jul 27, 2018Updated 8 years ago
- Coverview☆36Oct 5, 2026Updated last month