☆53Jun 30, 2026Updated this week
Alternatives and similar repositories for i3c-core
Users that are interested in i3c-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆47Updated this week
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133May 8, 2020Updated 6 years ago
- ☆35Jul 9, 2025Updated 11 months ago
- ☆17Sep 9, 2024Updated last year
- Verification IP project for I3C protocol☆28May 28, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆33Dec 11, 2025Updated 6 months ago
- 📕 A book about Algorithms and Data Structures (PL)☆20Aug 8, 2024Updated last year
- ☆15Jul 5, 2019Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Flexible PCB designed to interface Allied Vision embedded vision cameras that feature MIPI CSI-2 with a range of hardware platforms by An…☆12Aug 7, 2023Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- IO expansion board compatible with Digilent Arty A7☆13Aug 7, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Jun 16, 2026Updated 2 weeks ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- APB Logic☆26Jun 29, 2026Updated last week
- ☆28Jan 5, 2026Updated 6 months ago
- Raw image/video data analyzer☆50Jan 29, 2025Updated last year
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- ☆22Jun 19, 2026Updated 2 weeks ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆69Dec 11, 2025Updated 6 months ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆131Mar 6, 2026Updated 4 months ago
- whatever it means☆18Jun 10, 2026Updated 3 weeks ago
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- ☆16May 25, 2026Updated last month
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago