☆50May 16, 2026Updated last week
Alternatives and similar repositories for i3c-core
Users that are interested in i3c-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆43Updated this week
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133May 8, 2020Updated 6 years ago
- ☆32Jul 9, 2025Updated 10 months ago
- Verification IP project for I3C protocol☆28Feb 13, 2026Updated 3 months ago
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆33Dec 11, 2025Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 📕 A book about Algorithms and Data Structures (PL)☆20Aug 8, 2024Updated last year
- ☆15Jul 5, 2019Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- Flexible PCB designed to interface Allied Vision embedded vision cameras that feature MIPI CSI-2 with a range of hardware platforms by An…☆12Aug 7, 2023Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- IO expansion board compatible with Digilent Arty A7☆12Aug 7, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Updated this week
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- APB Logic☆26May 16, 2026Updated last week
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Raw image/video data analyzer☆49Jan 29, 2025Updated last year
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- A simple JavaScript to upload a file to Google Drive and set its mimeType☆11Feb 9, 2020Updated 6 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆67Dec 11, 2025Updated 5 months ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 2 months ago
- whatever it means☆16May 19, 2026Updated last week
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- ☆19Mar 19, 2026Updated 2 months ago
- DCMI testing with STM32F429-DISCOVERY and OV9655 camera☆16Apr 15, 2016Updated 10 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆19Apr 28, 2026Updated 3 weeks ago
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆66Apr 22, 2026Updated last month
- SDN Controller Test (ONOS, OpenDaylight, RouteFlow, OpenStack-Neutron+ODL, and Etc.....)☆11Aug 29, 2025Updated 8 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆76May 18, 2026Updated last week
- ☆87May 17, 2026Updated last week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago