Alternatives and similar repositories for soda

Users that are interested in soda are comparing it to the libraries listed below

• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆13Updated 5 years ago
• Cytosine2020 / crust
  A Rust style C++ library.
  ☆19Updated 3 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 6 years ago
• monkey2000 / LPi4A-Case
  A 3d printed case design for Lichee Pi 4A
  ☆11Updated 2 years ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 2 years ago
• pdlan / static-regex
  compile-time DFA-based regular expression engine with C++ template and constexpr
  ☆55Updated 6 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated 3 years ago
• Fugoes / yaay-rs
  Yet Another AsYnc runtime for RuSt.
  ☆33Updated 5 years ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated last month
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆14Updated 5 years ago
• ZenithalHourlyRate / naming
  ☆11Updated last year
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 6 years ago
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆14Updated 6 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 6 years ago
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆39Updated last year
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆54Updated 3 months ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆12Updated 6 years ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆13Updated 5 years ago
• cyyself / m1tso-linux
  Apple Silicon TSO Enabler for Linux
  ☆17Updated last month
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆32Updated 6 months ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 3 years ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆32Updated 5 years ago
• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 4 years ago
• taoky / ayano
  Follow nginx log, and find out bad guys!
  ☆23Updated last week
• madsys-dev / syscall_intercept
  The system call intercepting library
  ☆23Updated 3 years ago
• SpriteOvO / closely
  Subscribe to updates from people you follow, from any platform to any platform
  ☆13Updated 2 weeks ago
• tqyaaaaang / Hyper-OS
  Operating System Simulator
  ☆18Updated 6 years ago