agyaglikci / mcsima-plusView external linksLinks
☆13Mar 4, 2015Updated 10 years ago
Alternatives and similar repositories for mcsima-plus
Users that are interested in mcsima-plus are comparing it to the libraries listed below
Sorting:
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Jun 21, 2019Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- A system-level domain-specific systems-on-chip simulation framework☆20Nov 21, 2022Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- ☆14Jan 24, 2023Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 3 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- hybrid memory simulator consists of MarssX86,DRAMSim2, NVMain and Hybridsim. This simulator has already provided interface to plugin DRAM…☆24Oct 22, 2015Updated 10 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search☆25Jul 20, 2019Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 2 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Jan 15, 2015Updated 11 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆31May 31, 2023Updated 2 years ago
- Artifacts of EVT ASPLOS'24☆29Mar 6, 2024Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆72Dec 11, 2023Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- ☆27Apr 28, 2020Updated 5 years ago
- Buda Compiler Backend for Tenstorrent devices☆30Apr 2, 2025Updated 10 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- ☆27Oct 26, 2019Updated 6 years ago
- NVM Evaluation Testbed☆29Jul 25, 2018Updated 7 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Aug 8, 2020Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Dec 24, 2025Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Nov 21, 2024Updated last year
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆29Jul 17, 2016Updated 9 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Jul 23, 2019Updated 6 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 2 months ago
- ☆11Mar 14, 2023Updated 2 years ago
- ☆38Mar 2, 2023Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Jan 2, 2021Updated 5 years ago
- ☆38Jul 11, 2022Updated 3 years ago