agyaglikci / mcsima-plus
☆13Updated 9 years ago
Alternatives and similar repositories for mcsima-plus:
Users that are interested in mcsima-plus are comparing it to the libraries listed below
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 9 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- ☆9Updated 2 years ago
- (elastic) cuckoo hashing☆13Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A Cycle-level simulator for M2NDP☆22Updated 2 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated 4 months ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆52Updated 3 years ago
- ☆18Updated 4 years ago
- Gem5 with PCI Express integrated.☆15Updated 6 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆21Updated 3 weeks ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated last year
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆14Updated 5 years ago
- Tutorial Material from the SST Team☆19Updated 8 months ago
- ☆13Updated 5 years ago