lip6 / painlessLinks
A framework to ease parallelization of sequential SAT solvers
☆26Updated 7 months ago
Alternatives and similar repositories for painless
Users that are interested in painless are comparing it to the libraries listed below
Sorting:
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆137Updated last week
- BTOR2 MLIR project☆26Updated last year
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Updated 11 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 3 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 3 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 5 months ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- ☆35Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- ☆12Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Python version of tools to work with AIG formatted files☆12Updated 6 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆97Updated last week
- Reads a state transition system and performs property checking☆88Updated 3 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- A generic parser and tool package for the BTOR2 format.☆45Updated 2 months ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- ☆13Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 weeks ago
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- An advanced circuit-based sat solver☆36Updated 9 months ago
- Hardware Formal Verification Tool☆75Updated this week
- ☆14Updated 7 years ago
- ☆26Updated last week
- Integer Multiplier Generator for Verilog☆23Updated 5 months ago