lip6 / painlessLinks
A framework to ease parallelization of sequential SAT solvers
☆19Updated 2 months ago
Alternatives and similar repositories for painless
Users that are interested in painless are comparing it to the libraries listed below
Sorting:
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆119Updated last week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 7 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- BTOR2 MLIR project☆26Updated last year
- Random Generator of Btor2 Files☆10Updated last year
- ☆13Updated 7 years ago
- ☆34Updated 2 weeks ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆46Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- Python version of tools to work with AIG formatted files☆12Updated last month
- Integer Multiplier Generator for Verilog☆23Updated last week
- Automatic generation of architecture-level models for hardware from its RTL design.☆13Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- work in progress, playing around with btor2 in rust☆11Updated 3 weeks ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- ☆12Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated last week
- ☆13Updated 4 years ago
- AIGER And-Inverter-Graph Library☆83Updated last month
- Equivalence checking with Yosys☆45Updated last week
- Pono: A flexible and extensible SMT-based model checker☆105Updated this week
- A generic parser and tool package for the BTOR2 format.☆41Updated 2 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆23Updated 3 months ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Reads a state transition system and performs property checking☆84Updated 4 months ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- ☆19Updated last year