lip6 / painlessLinks
A framework to ease parallelization of sequential SAT solvers
☆19Updated last month
Alternatives and similar repositories for painless
Users that are interested in painless are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- Random Generator of Btor2 Files☆10Updated last year
- BTOR2 MLIR project☆26Updated last year
- ☆12Updated 2 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- ☆13Updated 7 years ago
- ☆13Updated 4 years ago
- ☆10Updated 5 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- AIGER And-Inverter-Graph Library☆79Updated 3 weeks ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 7 months ago
- ☆34Updated 2 weeks ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆45Updated 6 months ago
- Reads a state transition system and performs property checking☆83Updated 3 months ago
- A generic parser and tool package for the BTOR2 format.☆41Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 9 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆118Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆22Updated 2 months ago
- Cube-and-Conquer SAT solver☆35Updated last year
- ☆22Updated 2 weeks ago
- ☆16Updated last year
- Python version of tools to work with AIG formatted files☆12Updated last month
- ☆16Updated 4 years ago
- A fast and certifying solver for quantified Boolean formulas.☆27Updated last month
- An advanced circuit-based sat solver☆24Updated 4 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆19Updated 2 months ago
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- Simple SAT solver with CDCL implemented in Python☆16Updated 2 years ago