lip6 / painlessLinks
A framework to ease parallelization of sequential SAT solvers
☆30Updated 2 weeks ago
Alternatives and similar repositories for painless
Users that are interested in painless are comparing it to the libraries listed below
Sorting:
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆138Updated last month
- ☆13Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 3 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- BTOR2 MLIR project☆26Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 6 months ago
- A generic parser and tool package for the BTOR2 format.☆46Updated 4 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- An advanced circuit-based sat solver☆36Updated 11 months ago
- AIGER And-Inverter-Graph Library☆97Updated 3 weeks ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 4 months ago
- Reads a state transition system and performs property checking☆89Updated 4 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Updated 2 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Updated last month
- Pono: A flexible and extensible SMT-based model checker☆117Updated last week
- ☆19Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12Updated 8 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Hardware Formal Verification Tool☆86Updated this week
- ☆32Updated this week
- Integer Multiplier Generator for Verilog☆23Updated 6 months ago
- Recent papers related to hardware formal verification.☆76Updated 2 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Updated 6 years ago
- ☆19Updated last year
- ☆35Updated 6 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago