lip6 / painlessLinks
A framework to ease parallelization of sequential SAT solvers
☆19Updated 3 months ago
Alternatives and similar repositories for painless
Users that are interested in painless are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆123Updated last month
- BTOR2 MLIR project☆26Updated last year
- Random Generator of Btor2 Files☆10Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆34Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 8 months ago
- AIGER And-Inverter-Graph Library☆86Updated last week
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 9 months ago
- Python version of tools to work with AIG formatted files☆12Updated 2 months ago
- ☆17Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated last month
- ☆13Updated 4 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- ☆14Updated 7 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- A generic parser and tool package for the BTOR2 format.☆41Updated 3 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆47Updated 7 months ago
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- An advanced circuit-based sat solver☆29Updated 5 months ago
- ☆34Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆106Updated last week
- ☆19Updated last year
- Research paper based on or related to ABC.☆50Updated last month