lip6 / painlessLinks
A framework to ease parallelization of sequential SAT solvers
☆26Updated 5 months ago
Alternatives and similar repositories for painless
Users that are interested in painless are comparing it to the libraries listed below
Sorting:
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆133Updated this week
- BTOR2 MLIR project☆26Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- ☆12Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated last month
- ☆35Updated 3 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆48Updated 10 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- ☆24Updated 3 weeks ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 6 years ago
- Reads a state transition system and performs property checking☆88Updated last month
- Pono: A flexible and extensible SMT-based model checker☆112Updated 2 weeks ago
- ☆18Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12Updated 5 months ago
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated last week
- An advanced circuit-based sat solver☆35Updated 8 months ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated this week
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- ☆19Updated last year
- Hardware Formal Verification Tool☆69Updated last week
- ☆13Updated 4 years ago