lip6 / painlessLinks
A framework to ease parallelization of sequential SAT solvers
☆18Updated 3 weeks ago
Alternatives and similar repositories for painless
Users that are interested in painless are comparing it to the libraries listed below
Sorting:
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- Python version of tools to work with AIG formatted files☆12Updated 2 weeks ago
- ☆12Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated last year
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆110Updated last month
- BTOR2 MLIR project☆25Updated last year
- ☆13Updated 4 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆45Updated 5 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 6 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago
- Simple SAT solver with CDCL implemented in Python☆16Updated 2 years ago
- Tools for manipulating CHC and related files☆14Updated 2 years ago
- ☆12Updated 7 years ago
- ☆16Updated 4 years ago
- ☆34Updated 10 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- NeuroCore: Guiding CDCL with Unsat-Core Predictions☆45Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 8 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- AIGER And-Inverter-Graph Library☆78Updated this week
- An advanced circuit-based sat solver☆22Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- Cube-and-Conquer SAT solver☆34Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- work in progress, playing around with btor2 in rust☆11Updated last week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆13Updated last month