lip6 / painless
A framework to ease parallelization of sequential SAT solvers
☆18Updated last month
Alternatives and similar repositories for painless:
Users that are interested in painless are comparing it to the libraries listed below
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆29Updated 9 months ago
- Random Generator of Btor2 Files☆10Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 7 months ago
- ☆12Updated 7 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- BTOR2 MLIR project☆25Updated last year
- ☆12Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 10 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 5 months ago
- A generic parser and tool package for the BTOR2 format.☆41Updated 4 months ago
- Python version of tools to work with AIG formatted files☆11Updated 11 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 6 months ago
- ☆13Updated 4 years ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- Hardware Formal Verification Tool☆48Updated this week
- ☆16Updated 4 years ago
- ☆10Updated 5 years ago
- AIGER And-Inverter-Graph Library☆74Updated 3 weeks ago
- ☆15Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Reads a state transition system and performs property checking☆79Updated 2 months ago
- NeuroCore: Guiding CDCL with Unsat-Core Predictions☆45Updated 5 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆106Updated last week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆21Updated 3 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆15Updated 8 years ago
- Tools for manipulating CHC and related files☆14Updated 2 years ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- Simple SAT solver with CDCL implemented in Python☆16Updated 2 years ago