BerkeleyLab / Bedrock
LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
☆57Updated this week
Alternatives and similar repositories for Bedrock
Users that are interested in Bedrock are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆60Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- Python script to transform a VCD file to wavedrom format☆76Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆64Updated 2 weeks ago
- Small footprint and configurable JESD204B core☆42Updated 3 weeks ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 10 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 8 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆26Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 4 months ago
- assorted library of utility cores for amaranth HDL☆88Updated 7 months ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated 2 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆47Updated this week
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- FPGA and Digital ASIC Build System☆74Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆44Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 5 months ago
- A flexible and scalable development platform for modern FPGA projects.☆25Updated this week
- ☆21Updated last month
- Control and Status Register map generator for HDL projects☆116Updated this week
- FuseSoC standard core library☆136Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 4 months ago
- UART models for cocotb☆28Updated 2 years ago