LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
☆124Jun 18, 2026Updated last month
Alternatives and similar repositories for Bedrock
Users that are interested in Bedrock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Nov 9, 2021Updated 4 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆32Jun 4, 2025Updated last year
- ☆10Oct 23, 2016Updated 9 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆35Aug 7, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆96Jul 14, 2026Updated last week
- ChimeraTK core library: Provide (client) access to hardware devices and other control system applications.☆12Updated this week
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆474Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- ☆19Mar 25, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆39Oct 4, 2024Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆26May 11, 2026Updated 2 months ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的 下载，并读取…☆31Nov 9, 2015Updated 10 years ago
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆27Jan 26, 2020Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11May 29, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 6, 2026Updated 2 weeks ago
- Engineering Program on RTL Design for FPGA Accelerator☆34Aug 1, 2020Updated 5 years ago
- LiteX based M2 SDR/RF FPGA board.☆220Jul 13, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 4 months ago
- An interactive digital logic simulator with verilog support (Yosys)☆28Apr 2, 2026Updated 3 months ago
- SystemVerilog (IEEE 1800-2017) Simulator☆61Updated this week
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- FPGA-based SATA-DMA Host Controller☆32Nov 20, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- BLonD (Beam Longitudinal Dynamics)☆25Updated this week
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 3 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆65Feb 9, 2024Updated 2 years ago
- 10Gb Ethernet Switch☆268Updated this week
- Control and status register code generator toolchain☆199Jul 14, 2026Updated last week
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year