BerkeleyLab / BedrockLinks
LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
☆66Updated 2 weeks ago
Alternatives and similar repositories for Bedrock
Users that are interested in Bedrock are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆61Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 9 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- ☆33Updated 2 years ago
- Small footprint and configurable JESD204B core☆47Updated last week
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 3 weeks ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Verilog wishbone components☆119Updated last year
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Library of reusable VHDL components☆28Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- ☆26Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- FuseSoC standard core library☆147Updated 5 months ago
- A flexible and scalable development platform for modern FPGA projects.☆37Updated last week
- FPGA and Digital ASIC Build System☆78Updated 2 weeks ago
- I2C models for cocotb☆38Updated last month
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- ☆26Updated 6 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week