LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
☆117Updated this week
Alternatives and similar repositories for Bedrock
Users that are interested in Bedrock are comparing it to the libraries listed below
Sorting:
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Nov 9, 2021Updated 4 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25Updated this week
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆30Jun 4, 2025Updated 8 months ago
- An FPGA reverse engineering and documentation project☆65Updated this week
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- ☆18Jan 21, 2026Updated last month
- ☆30Apr 1, 2017Updated 8 years ago
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆27Jan 26, 2020Updated 6 years ago
- Testbenches for HDL projects☆22Updated this week
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Oct 4, 2024Updated last year
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆29Nov 9, 2015Updated 10 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated 3 weeks ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Sep 17, 2024Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated 11 months ago
- An interactive digital logic simulator with verilog support (Yosys)☆27Jan 3, 2026Updated last month
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- MATLAB toolbox for ADI high speed converter products☆26Nov 11, 2025Updated 3 months ago
- Miscellaneous ULX3S examples (advanced)☆82Feb 7, 2026Updated 3 weeks ago
- LiteX based FPGA gateware for Thunderscope.☆28Feb 14, 2026Updated 2 weeks ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- RadiaSoft utilities for modeling linear accelerators, including the Hellweg code☆10Nov 29, 2025Updated 3 months ago
- Code for the paper "Learning to Do or Learning While Doing: Reinforcement Learning and Bayesian Optimisation for Online Continuous Tuning…☆13Nov 15, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- ☆25Jan 16, 2019Updated 7 years ago