BerkeleyLab / BedrockLinks
LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
☆60Updated last week
Alternatives and similar repositories for Bedrock
Users that are interested in Bedrock are comparing it to the libraries listed below
Sorting:
- An open-source HDL register code generator fast enough to run in real time.☆71Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆7Updated last month
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 5 months ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆55Updated 3 weeks ago
- UART models for cocotb☆29Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated last week
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated 2 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- ☆54Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- FPGA and Digital ASIC Build System☆74Updated last week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 5 months ago
- End-to-End Open-Source I2C GPIO Expander☆32Updated 3 months ago