ghdl / setup-ghdl-ciView external linksLinks
JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows
☆16Jan 12, 2025Updated last year
Alternatives and similar repositories for setup-ghdl-ci
Users that are interested in setup-ghdl-ci are comparing it to the libraries listed below
Sorting:
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- ☆24Apr 4, 2025Updated 10 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 4 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- VUnit and Cocotb Smashed Together☆15May 31, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 2 weeks ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- Reusable steps and workflows for GitHub Actions☆32Feb 6, 2026Updated last week
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 2, 2025Updated last year
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆23Mar 1, 2024Updated last year
- ☆20May 5, 2020Updated 5 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- ☆17Apr 20, 2023Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A JSON library implemented in VHDL.☆82Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆51Jun 5, 2022Updated 3 years ago
- An abstract language model of VHDL written in Python.☆61Jan 28, 2026Updated 2 weeks ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year