ghdl / setup-ghdl-ciLinks
JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows
☆16Updated 8 months ago
Alternatives and similar repositories for setup-ghdl-ci
Users that are interested in setup-ghdl-ci are comparing it to the libraries listed below
Sorting:
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated 2 weeks ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- VHDL related news.☆26Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 7 months ago
- VHDL plugin for RgGen☆13Updated last month
- ☆23Updated 5 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Standard and Curated cores, tested and working.☆11Updated 2 years ago
- ☆20Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆50Updated this week
- VHDL dependency analyzer☆24Updated 5 years ago
- VHDL String Formatting Library☆25Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Updated this week
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Interface definitions for VHDL-2019.☆27Updated 2 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆24Updated 2 weeks ago
- Unified Coverage Interoperability Standard (UCIS)☆12Updated 4 months ago
- A Sphinx domain providing VHDL language support.☆21Updated last year
- A VHDL Core Library.☆17Updated 8 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Updated 5 years ago