JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows
☆16Jan 12, 2025Updated last year
Alternatives and similar repositories for setup-ghdl-ci
Users that are interested in setup-ghdl-ci are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 3 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- ☆28Mar 17, 2026Updated 5 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- VHDL related news.☆27Updated this week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 2 months ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 11 months ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- Unified Coverage Interoperability Standard (UCIS)☆15Jul 21, 2026Updated last month
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 2 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Reusable steps and workflows for GitHub Actions☆34Aug 21, 2026Updated last week
- An abstract language model of VHDL written in Python.☆65Aug 25, 2026Updated last week
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆70Jul 29, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 6 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- Create database files for the genealogytree LaTeX package from GEDCOM files☆11May 21, 2026Updated 3 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- ☆20May 5, 2020Updated 6 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated last month
- Unit testing for cocotb☆174Apr 18, 2026Updated 4 months ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 4 years ago