Alternatives and similar repositories for ghdl-language-server:

Users that are interested in ghdl-language-server are comparing it to the libraries listed below

• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆198Updated 7 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆95Updated 2 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆205Updated 2 months ago
• imc-trading / svlangserver
  ☆104Updated 7 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆148Updated 3 weeks ago
• pieter3d / simview
  ☆76Updated 10 months ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆57Updated last month
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆221Updated 3 months ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 6 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 2 weeks ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆32Updated last month
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆64Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 10 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆143Updated this week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆77Updated 2 years ago
• dalance / svlint
  SystemVerilog linter
  ☆326Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆186Updated last year
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆109Updated 3 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆195Updated this week
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆271Updated 9 months ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆124Updated this week
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆50Updated 11 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆142Updated 2 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆125Updated 3 weeks ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 6 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆378Updated last month
• dalance / svls
  SystemVerilog language server
  ☆483Updated this week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆276Updated this week