Simple Python parser for extracting HDL (VHDL or Verilog) documentation
☆25Mar 1, 2024Updated 2 years ago
Alternatives and similar repositories for pyHDLParser
Users that are interested in pyHDLParser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆20May 5, 2020Updated 6 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- A curated list of awesome resources for HDL design and verification☆179Updated this week
- PCB files for the Push Button Power Switch PCB☆13Dec 2, 2020Updated 5 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- A PnP .pos file merge script for panels done with GerberPanelizer, works with KiCad .pos☆13Mar 3, 2020Updated 6 years ago
- hardware library for hwt (= ipcore repo)☆45Sep 20, 2026Updated 2 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆13Feb 8, 2021Updated 5 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Large language models (LLMs) made easy, EasyLM is a one stop solution for pre-training, finetuning, evaluating and serving LLMs in JAX/Fl…☆11Apr 26, 2023Updated 3 years ago
- VHDL related news.☆27Updated this week
- Simple OpenGL canvas/event handling library☆14May 7, 2024Updated 2 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Python module/package to read, handle and operate on HDF5 files generated by Multi Channel Systems MCS GmbH software☆12May 19, 2022Updated 4 years ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last month
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆96Feb 9, 2026Updated 8 months ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- Battery powered 10 channel (4x2 + 1x2) stereo mixer featuring stereo input level control slider and stereo rotary aux send level control.☆13Jan 7, 2026Updated 9 months ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Oct 2, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- FPGA250 aboard the eFabless Caravel☆34Dec 22, 2020Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Applied Parallel Computing tutorial material for PyCon 2013 (Minesh Amin, Ian Ozsvald)☆17Apr 2, 2013Updated 13 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- ☆18Apr 7, 2022Updated 4 years ago