Simple Python parser for extracting HDL (VHDL or Verilog) documentation
☆24Mar 1, 2024Updated 2 years ago
Alternatives and similar repositories for pyHDLParser
Users that are interested in pyHDLParser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated 2 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20May 5, 2020Updated 6 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- A PnP .pos file merge script for panels done with GerberPanelizer, works with KiCad .pos☆13Mar 3, 2020Updated 6 years ago
- hardware library for hwt (= ipcore repo)☆45Jun 22, 2026Updated 3 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆23Dec 14, 2020Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Large language models (LLMs) made easy, EasyLM is a one stop solution for pre-training, finetuning, evaluating and serving LLMs in JAX/Fl…☆11Apr 26, 2023Updated 3 years ago
- VHDL related news.☆27Updated this week
- Simple OpenGL canvas/event handling library☆14May 7, 2024Updated 2 years ago
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- Python module/package to read, handle and operate on HDF5 files generated by Multi Channel Systems MCS GmbH software☆12May 19, 2022Updated 4 years ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 3 years ago
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 4 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- ☆12Jul 31, 2020Updated 5 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 9 months ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Applied Parallel Computing tutorial material for PyCon 2013 (Minesh Amin, Ian Ozsvald)☆17Apr 2, 2013Updated 13 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated last year
- Node based graph editor for Dear ImGui☆17Jan 2, 2024Updated 2 years ago
- An introduction to singularity☆13Dec 3, 2024Updated last year