Simple Python parser for extracting HDL (VHDL or Verilog) documentation
☆24Mar 1, 2024Updated 2 years ago
Alternatives and similar repositories for pyHDLParser
Users that are interested in pyHDLParser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple parser for extracting VHDL documentation☆73Jul 12, 2024Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 2 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20May 5, 2020Updated 5 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 8 years ago
- A PnP .pos file merge script for panels done with GerberPanelizer, works with KiCad .pos☆13Mar 3, 2020Updated 6 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 4 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- An implementation of a lexically scoped, referentially transparent, minimal Lisp with some added features☆10Mar 30, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆13Feb 8, 2021Updated 5 years ago
- Large language models (LLMs) made easy, EasyLM is a one stop solution for pre-training, finetuning, evaluating and serving LLMs in JAX/Fl…☆11Apr 26, 2023Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆14Updated this week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- VHDL related news.☆27Updated this week
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 3 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last month
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆10Jul 31, 2020Updated 5 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- commandline linux usbmon interface☆19Sep 24, 2014Updated 11 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 7 months ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Node based graph editor for Dear ImGui☆17Jan 2, 2024Updated 2 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- An introduction to singularity☆13Dec 3, 2024Updated last year
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated last year