Simple Python parser for extracting HDL (VHDL or Verilog) documentation
☆23Mar 1, 2024Updated 2 years ago
Alternatives and similar repositories for pyHDLParser
Users that are interested in pyHDLParser are comparing it to the libraries listed below
Sorting:
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- ☆20May 5, 2020Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Jan 6, 2023Updated 3 years ago
- VHDL related news.☆27Updated this week
- Unofficial Port Of Create: Steam 'n' Rails for Minecraft 1.21.1.☆24Feb 22, 2026Updated last week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Modified UEFI ROMs for macOS support☆11Sep 19, 2024Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 2 weeks ago
- Sparse Convex Optimization Toolkit (SCOT)☆13Feb 5, 2024Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 2 months ago
- ☆12Feb 20, 2026Updated last week
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- Research tools for understanding the insides of HBOOT☆19May 13, 2013Updated 12 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- A transpiler from Java to Ruby☆21Mar 13, 2011Updated 14 years ago
- Large language models (LLMs) made easy, EasyLM is a one stop solution for pre-training, finetuning, evaluating and serving LLMs in JAX/Fl…☆11Apr 26, 2023Updated 2 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- An implementation of a lexically scoped, referentially transparent, minimal Lisp with some added features☆10Mar 30, 2022Updated 3 years ago
- vitasdk bindings to be used in rust☆14Dec 27, 2025Updated 2 months ago
- A language server for inkle's Ink.☆10Apr 16, 2020Updated 5 years ago
- Designed for flash/non flash models. Supports LCD with backlight, LiPo charge, USB slave, USB in.☆11Sep 7, 2017Updated 8 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- The SSE SIMD-based LDPC decoder described in the article "Efficient GPU and CPU-based LDPC decoders for long codewords" ( http://link.spr…☆11Nov 10, 2014Updated 11 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- A PnP .pos file merge script for panels done with GerberPanelizer, works with KiCad .pos☆13Mar 3, 2020Updated 5 years ago
- 网易云音乐本地数据库导出歌单列表☆10Apr 22, 2024Updated last year
- The Berry language for STM32F103.☆11May 14, 2019Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆11Apr 12, 2021Updated 4 years ago