Simple Python parser for extracting HDL (VHDL or Verilog) documentation
☆25Mar 1, 2024Updated 2 years ago
Alternatives and similar repositories for pyHDLParser
Users that are interested in pyHDLParser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A fast and simple in-memory key-value database 🦀☆62May 20, 2026Updated 5 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- ☆20May 5, 2020Updated 6 years ago
- Learning hints and simple examples to get started with Embedded Linux & Device Drivers, Programming Concepts!!☆10Jul 15, 2017Updated 9 years ago
- A curated list of awesome resources for HDL design and verification☆180Updated this week
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A PnP .pos file merge script for panels done with GerberPanelizer, works with KiCad .pos☆13Mar 3, 2020Updated 6 years ago
- ☆12Nov 4, 2025Updated 11 months ago
- ☆13Feb 8, 2021Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- PCB files for the Push Button Power Switch PCB☆13Dec 2, 2020Updated 5 years ago
- Archived in favour of PowerShellThingies.☆11Apr 19, 2018Updated 8 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated 2 weeks ago
- Simple hello world example using qt5, cml, c++, cmake☆10Jan 18, 2017Updated 9 years ago
- FPGA250 aboard the eFabless Caravel☆34Dec 22, 2020Updated 5 years ago
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A Node.js powered HTTP network monitor☆15Aug 6, 2015Updated 11 years ago
- Katze Ethernet Pmod Compatible Module☆12Jul 26, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 4 years ago
- Kiff, the Kicad diff☆11Oct 14, 2026Updated 2 weeks ago
- https://twitter.com/_Jana_Marie/status/1245725762642206728☆12Jan 9, 2022Updated 4 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆96Feb 9, 2026Updated 8 months ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- Applied Parallel Computing tutorial material for PyCon 2013 (Minesh Amin, Ian Ozsvald)☆17Apr 2, 2013Updated 13 years ago