pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse HDL projects, report diagnostics, inspect design units and hierarchy, and expose structured semantic information to AI tools.
☆20Jun 14, 2026Updated 2 months ago
Alternatives and similar repositories for pyslang-mcp
Users that are interested in pyslang-mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated last month
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 weeks ago
- ☆13Feb 1, 2025Updated last year
- Digital HDL Design Full-stack Agents☆192Jul 28, 2026Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 6 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- ☆13Dec 1, 2024Updated last year
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆19Apr 18, 2022Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆44Aug 1, 2026Updated 3 weeks ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆107Jul 29, 2025Updated last year
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆19Mar 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆21Apr 26, 2023Updated 3 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 5 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- The code about TC-Bench and CircuitMind☆16Jun 7, 2025Updated last year
- A Circuit Design Frontend based on Python☆25Aug 10, 2026Updated 2 weeks ago
- Embedded Linux and Build Systems (Yocto & Build Root)☆18Feb 8, 2024Updated 2 years ago
- 通用的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Waveform Analys…☆83Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A collection of notes, summaries, and projects based on the book "FPGA Programming for Beginners" by Frank Bruno.☆23Aug 25, 2024Updated 2 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- LlamaIndex Powered RAG for PDF, TXT and DOCX files with Tesseract OCR support, Semantic chunking, Document citations with direct page dis…☆18Dec 7, 2025Updated 8 months ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- ☆18Mar 4, 2026Updated 5 months ago
- Source Code☆28Apr 4, 2024Updated 2 years ago
- An open-source custom cache generator.☆37Mar 14, 2024Updated 2 years ago
- ☆22Nov 1, 2015Updated 10 years ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A tiny 3-stage RISC-V core written in Chisel.☆17Apr 14, 2023Updated 3 years ago
- FPGA design toolkit with templates and standard modules☆27May 31, 2026Updated 2 months ago
- Multimodal RAG using LlamaIndex, Qdrant, llama.cpp for document QA with local VisonLLM and embedding models☆20Nov 8, 2024Updated last year
- CREATOR is a generic teaching simulator to program in assembly in which you can simulate the operation of different architectures on the …☆30Jul 28, 2026Updated last month
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- ☆29Aug 28, 2024Updated 2 years ago
- MCP server that gives AI assistants direct access to ngspice circuit simulation — design, simulate, and verify circuits through natural l…☆31Apr 6, 2026Updated 4 months ago