pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse HDL projects, report diagnostics, inspect design units and hierarchy, and expose structured semantic information to AI tools.
☆21Jun 14, 2026Updated 4 months ago
Alternatives and similar repositories for pyslang-mcp
Users that are interested in pyslang-mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 months ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆20Jul 4, 2026Updated 3 months ago
- MCP server for AI agents to explore SystemVerilog/Verilog netlists: trace connectivity, walk hierarchy, jump to source - without pasting …☆17Oct 18, 2026Updated last week
- ☆14Feb 1, 2025Updated last year
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Exploring RTOS fundamentals with STM32 and C++20 - a learning project.☆13Sep 12, 2025Updated last year
- RTLScout is a agentic RTL optimization framework☆67Updated this week
- An open-source custom cache generator.☆39Mar 14, 2024Updated 2 years ago
- A Claude Code plugin for process management from requirement sorting to delivery☆30Jun 4, 2026Updated 4 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Documenting the Xilinx 7-series bit-stream format.☆16Oct 14, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This repo is tutorial on how to contribute to Vyommedha SoC☆12Sep 18, 2025Updated last year
- Digital HDL Design Full-stack Agents☆223Updated this week
- ☆13Dec 1, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- Projects, Codes, Notes, Fixes and Results for book "Hands-On RTOS with Microcontrollers" by Brian Amos and published by Packt.☆12Mar 15, 2025Updated last year
- World's first hazard checker for NVIDIA Blackwell (sm_120), with an assembler and scheduler matched against their own compiler byte for b…☆12Oct 1, 2026Updated 3 weeks ago
- This proejct is used to read sensor data based on AD5940 and STM32H743. AD5940 is a bridge between sensor and STM32H743. This project sup…☆10Apr 24, 2021Updated 5 years ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- 该项目需将多个eis数据（包含频率、实部、虚部）汇总到一个excel表格中（每个sheet一份数据），可将多个eis数据批量转化为DRT图谱。☆23Sep 19, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆20Apr 18, 2022Updated 4 years ago
- Log Analyzer MCP is a powerful Python-based toolkit designed to streamline the way you interact with log files.☆12Jun 8, 2025Updated last year
- Open-source SM120 (Blackwell) SASS assembler — encode, schedule & assemble GPU machine code, including all tensor-core instructions.☆12Updated this week
- Simple UVM environment for experimenting with Verilator.☆56Sep 9, 2026Updated last month
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆113Jul 29, 2025Updated last year
- Drop-in GPU kernel optimizer for PyTorch models, no CUDA or GPU expertise required☆25Jun 7, 2026Updated 4 months ago
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- Reverse-engineered instruction set architecture database for NVIDIA SM120 (Blackwell) GPUs.☆25Updated this week
- ☆15May 26, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆29Mar 8, 2026Updated 7 months ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated 2 years ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- Embedded Linux and Build Systems (Yocto & Build Root)☆18Feb 8, 2024Updated 2 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- PLENA: A Complete Hardware-software System for Efficient Long-context LLM Inference☆25Sep 29, 2026Updated last month
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago