HDL property graph
☆26Aug 9, 2026Updated 2 months ago
Alternatives and similar repositories for hdl-kgraph
Users that are interested in hdl-kgraph are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fully open source repo for improvements of the "Improved" B210 Clone with the Kintex KC7K325T☆16Oct 2, 2026Updated 3 weeks ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆19Oct 6, 2026Updated 2 weeks ago
- ☆17Mar 23, 2026Updated 7 months ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆72Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588] PDK repository☆14May 21, 2025Updated last year
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Updated this week
- Reverse Engineering Huawei Band 10 to get better stats☆16May 27, 2026Updated 4 months ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆35Jul 3, 2026Updated 3 months ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated last month
- Drop-in GPU kernel optimizer for PyTorch models, no CUDA or GPU expertise required☆25Jun 7, 2026Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- A Claude Code plugin for process management from requirement sorting to delivery☆29Jun 4, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Configurable Deep Neural Network Accelerator built from scratch on the Basys3 FPGA☆31Sep 13, 2026Updated last month
- Reverse-engineered instruction set architecture database for NVIDIA SM120 (Blackwell) GPUs.☆23Updated this week
- This repository contains tutorial code and supplementary note for point cloud processing.☆12Jun 21, 2026Updated 4 months ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆109Oct 9, 2026Updated 2 weeks ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- Log Analyzer MCP is a powerful Python-based toolkit designed to streamline the way you interact with log files.☆12Jun 8, 2025Updated last year
- A repository with academic works about Kernel generation with LLM Agent☆23Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital HDL Design Full-stack Agents☆222Updated this week
- LLM-aided Hardware Design and Verification☆44Updated this week
- Digital logic benchmark suite☆94Sep 28, 2026Updated 3 weeks ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- ☆19Nov 1, 2025Updated 11 months ago
- A BDD-based Quantum Circuit Equivalence Checker☆15Jun 29, 2026Updated 3 months ago
- Digital Design Equivalence Checking☆111Updated this week
- 64-bit RISC-V (RV64GC) core that boots Linux on an Arty A7 FPGA. Designed entirely by Claude Code: the specifications, RTL, verification …☆89Updated this week
- ☆12Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆34Feb 24, 2026Updated 8 months ago
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆51Updated this week
- LLM-Aided FPGA Design and Debug Flow☆43Aug 1, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- A place to detect, highlight, and clean invisible Unicode characters☆14Apr 24, 2025Updated last year
- Whisper系列のPEFTと、PEFT済のモデルを使ったストリーミング書き起こしを実装するためのリポジトリです。☆15Oct 16, 2025Updated last year