AI hardware engineer
☆13Oct 31, 2026Updated this week
Alternatives and similar repositories for ai_hw_engineer
Users that are interested in ai_hw_engineer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Simple UVM environment for experimenting with Verilator.☆54Sep 9, 2026Updated last month
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆34May 26, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated 3 weeks ago
- ☆14Apr 29, 2024Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- Systemverilog and UVM exercises inspired by ziglings☆37Oct 26, 2026Updated last week
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- This tool provides a sophisticated yet easy-to-use solution for maintaining anonymity during security testing. The timed rotation feature…☆11Jul 16, 2025Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- ♟️ llama-modchip v2.1: Run 30B Sparse MoE LLMs on Pure CPU (0 GPUs) at 20–60.4 tok/s with a 256K Context Window via a 1.64MB Stockfish-PV…☆72Updated this week
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆48Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Generate an accelerator extension that makes your Antlr parser in Python super-fast!☆32Oct 7, 2026Updated 3 weeks ago
- A simple Rust library for efficiently solving ODEs without cloning☆13Jun 26, 2019Updated 7 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- ☆11Nov 17, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 2 weeks ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- ☆11Sep 13, 2026Updated last month
- CVA6 softcore contest☆25Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- Independent installer and update manager for the open-source ArtCraft creative applications.☆15Oct 12, 2026Updated 3 weeks ago
- Open-source compiler that hardwires LLM weights into mask-programmed compute-in-ROM silicon on open PDKs☆48Oct 27, 2026Updated last week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 28, 2026Updated last week
- Hardware Acceleration☆17Oct 20, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Internet Speed Test in HTML, CSS and JavaScript.☆10May 18, 2023Updated 3 years ago
- CLI/API for Google Flights using Selenium☆10Feb 8, 2021Updated 5 years ago
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- ☆16Oct 3, 2022Updated 4 years ago
- WAL enables programmable waveform analysis.☆189Sep 22, 2026Updated last month
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- GitHub Action to create dynamic and customizable README badges using shields.io/endpoint☆10Nov 9, 2022Updated 3 years ago