☆16May 6, 2026Updated 3 months ago
Alternatives and similar repositories for VeriRAG
Users that are interested in VeriRAG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆23Jan 28, 2026Updated 6 months ago
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- ☆28Aug 18, 2025Updated 11 months ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆19Apr 1, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Mar 23, 2026Updated 4 months ago
- ☆18Sep 25, 2025Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆67Oct 28, 2024Updated last year
- ☆24May 8, 2025Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆30Apr 29, 2024Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆131Apr 11, 2025Updated last year
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆26Jul 3, 2026Updated last month
- The code about TC-Bench and CircuitMind☆16Jun 7, 2025Updated last year
- Open-source implementation for AlignSAM-CVPR2024.☆17Aug 17, 2025Updated 11 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- LlamaIndex Powered RAG for PDF, TXT and DOCX files with Tesseract OCR support, Semantic chunking, Document citations with direct page dis…☆17Dec 7, 2025Updated 7 months ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 3 weeks ago
- ☆17Mar 4, 2026Updated 5 months ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 3 months ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆26Feb 12, 2023Updated 3 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆33Oct 20, 2024Updated last year
- ☆17Apr 19, 2026Updated 3 months ago
- ☆15Jun 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆24Jul 29, 2026Updated last week
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Learning Coccinelle☆11Nov 2, 2017Updated 8 years ago
- 开源免费的 婚礼邀请函 小程序☆13Nov 13, 2021Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 5 months ago
- Spring Boot Content Management System.(CMS)using Sping Boot,Hibernate,Lucene,quartz.☆10Mar 14, 2019Updated 7 years ago
- Multimodal RAG using LlamaIndex, Qdrant, llama.cpp for document QA with local VisonLLM and embedding models☆20Nov 8, 2024Updated last year
- Digital HDL Design Full-stack Agents☆177Jul 28, 2026Updated last week
- ☆28Mar 13, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A RISC-V RV32I ISA Single Cycle CPU☆26May 22, 2025Updated last year
- Parse FSDB waveform files☆23Apr 13, 2026Updated 3 months ago
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆20Jun 14, 2026Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 7 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- ☆13Nov 18, 2025Updated 8 months ago
- Signal SNR, periodicity, despike, and time registration accommodating N time series☆12Jun 21, 2017Updated 9 years ago