12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Works with or without EDA.
☆68Jul 2, 2026Updated 2 months ago
Alternatives and similar repositories for analog-agents
Users that are interested in analog-agents are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skills for veriloga☆33Jul 21, 2026Updated last month
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆31Jun 5, 2026Updated 3 months ago
- Agent skill for simulating gmoverid characteristics and gmoverid-based design☆122Jul 7, 2026Updated 2 months ago
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆723Updated this week
- A toolbox for ADC modeling, testing, analysis, and calibration, etc.☆139Jul 9, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆55Dec 25, 2025Updated 8 months ago
- Files for Circuit Insights presentation at ISSCC 2026☆20Apr 4, 2026Updated 5 months ago
- The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)☆50Nov 19, 2025Updated 9 months ago
- LLM-based transistor sizing for AMS circuits☆36Apr 23, 2026Updated 4 months ago
- ☆70Updated this week
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆35Aug 31, 2023Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- ☆45Aug 20, 2026Updated 3 weeks ago
- Scripts for running Ailiverse APIs☆10Jan 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Jul 28, 2022Updated 4 years ago
- Port of ciccreator to Python☆22Aug 30, 2026Updated 2 weeks ago
- 一些关于模拟集成电路设计的相关学习文档☆36Mar 3, 2023Updated 3 years ago
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- awesome-Analog-IC-Design-Automation☆58Apr 19, 2023Updated 3 years ago
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆197Feb 22, 2026Updated 6 months ago
- Collection of various Jupyter and Quarto notebooks related to the design of CMOS analog integrated circuits☆34Aug 19, 2026Updated 3 weeks ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A MATLAB-based tool to accelerate amplifier design, now support 22nm/40nm/65nm/180nm.☆178Aug 26, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- [TCAD 2026] AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆66Mar 14, 2026Updated 5 months ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆50Aug 3, 2026Updated last month
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 4 years ago
- A configurable SRAM generator☆69Updated this week
- A collection of research papers on SRAM-based compute-in-memory architectures.☆32Nov 2, 2023Updated 2 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- Deep Q learning algorithm written on PyTorch for solving 2D robot arm reacher☆12Feb 19, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆92Oct 29, 2025Updated 10 months ago
- CoreSmith is a Prompt to GDS Agentic Flow☆39Aug 27, 2026Updated 2 weeks ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- This is the code for the paper Signals to Spikes for Neuromorphic Regulated Reservoir Computing and EMG Hand Gesture Recognition☆14Mar 15, 2022Updated 4 years ago
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆24Dec 9, 2024Updated last year
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 3 years ago