AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI
☆22Jul 12, 2026Updated this week
Alternatives and similar repositories for spec2rtl-plugin
Users that are interested in spec2rtl-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmarking LLM agents on real-world hardware bug repair tasks☆34Jun 28, 2026Updated 2 weeks ago
- Official Implementation of SEA: Sparse Linear Attention with Estimated Attention Mask (ICLR 2024)☆12Jun 20, 2025Updated last year
- ☆16Mar 23, 2026Updated 3 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- 简洁的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Simple and Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Wave…☆54Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- [WIP] ConfigX - Settings Management☆13Mar 6, 2024Updated 2 years ago
- LlamaIndex Powered RAG for PDF, TXT and DOCX files with Tesseract OCR support, Semantic chunking, Document citations with direct page dis…☆15Dec 7, 2025Updated 7 months ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 5 months ago
- ☆13Jan 7, 2025Updated last year
- ARCH hardware description language and compiler☆49Updated this week
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 6 years ago
- ☆20Jun 19, 2026Updated 3 weeks ago
- Official code implementation for "BoostMVSNeRFs: Boosting MVS-based NeRFs to Generalizable View Synthesis in Large-scale Scenes" [SIGGRAP…☆28Jul 23, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆19Oct 10, 2024Updated last year
- IC-contest 2012~2024☆24Apr 30, 2024Updated 2 years ago
- Digital HDL Design Full-stack Agents☆165Updated this week
- Designing Full Chip from IEEE Paper using AI in SKY130☆21Jul 4, 2026Updated last week
- Simple UART transmitter and receiver☆33Jun 11, 2019Updated 7 years ago
- ☆16Nov 22, 2022Updated 3 years ago
- ☆12Apr 4, 2022Updated 4 years ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆35Jun 1, 2026Updated last month
- ☆16Dec 11, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jul 15, 2024Updated 2 years ago
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆19Jun 14, 2026Updated last month
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 11 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Project ACRN Documentation Publishing Site☆13Nov 5, 2024Updated last year
- ☆25Oct 30, 2024Updated last year
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- course design☆23Feb 28, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- LLM Inference with Microscaling Format☆35Nov 12, 2024Updated last year
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated last year
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- ☆15Sep 10, 2017Updated 8 years ago
- ☆24Jan 19, 2023Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago