Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, with 34 tools covering driver analysis, value/X tracing, pass-fail waveform diff, a browser wave viewer the agent drives, and pre-simulation static analysis.
☆272Oct 23, 2026Updated 2 weeks ago
Alternatives and similar repositories for wave-mcp
Users that are interested in wave-mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆129Oct 13, 2026Updated 3 weeks ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆114Oct 21, 2026Updated 2 weeks ago
- MCP server to read waveform files☆49Oct 27, 2026Updated last week
- ☆24May 22, 2026Updated 5 months ago
- ☆63May 22, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UnityChip Verification AI-Agent☆238Updated this week
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- ☆25Mar 19, 2026Updated 7 months ago
- ☆258Jun 25, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- 轻量级跨平台 Verilog 仿真工程管理器，支持 Node cli 和 VS Code 扩展☆16Oct 16, 2026Updated 3 weeks ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆44Updated this week
- Airtl for VS Code: Vivado project hierarchy and block design viewer☆15Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- uvm auto generator☆23Aug 27, 2018Updated 8 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis Using LuaJIT☆26Updated this week
- ☆21Updated this week
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,749Updated this week
- Mirror of william_william/uvm-mcdf on Gitee☆42Nov 30, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DVSim is a build and run system written in Python that runs a variety of EDA tool flows☆16Oct 29, 2026Updated last week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.☆28Aug 25, 2026Updated 2 months ago
- A Modern SystemVerilog Coding IDE.☆152Updated this week
- The Unified TileLink Memory Subsystem Tester for XiangShan☆16Updated this week
- Digital HDL Design Full-stack Agents☆227Updated this week
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆209Apr 15, 2026Updated 6 months ago
- opensource NPU for LLM inference (this run gpt2)☆296Feb 16, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog AXI components for FPGA implementation☆2,171Feb 27, 2025Updated last year
- Verification IP for AMBA APB Protocol☆36Nov 7, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆971Oct 26, 2026Updated last week
- ☆28Apr 23, 2026Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- OpenLACores 是一个以 OpenLA132、OpenLA264 为核心的 LoongArch 架构处理器设 计和验证工程。☆16Oct 26, 2026Updated last week
- ☆49Nov 1, 2026Updated last week