facebookresearch / Project_FARSILinks
We will be open sourcing a tool called FARSI (Facebook AR system investigator), a design space exploration framework. FARSI enables an agile and automated search of optimal hardware allocation and software-to-hardware mapping solutions.
☆28Updated 2 years ago
Alternatives and similar repositories for Project_FARSI
Users that are interested in Project_FARSI are comparing it to the libraries listed below
Sorting:
- ☆59Updated this week
- Next generation CGRA generator☆112Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- CGRA Compilation Framework☆85Updated 2 years ago
- ☆81Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆86Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 weeks ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆92Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- ☆58Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- EQueue Dialect☆40Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- CGRA framework with vectorization support.☆33Updated this week