mmattioli / aesLinks
AES-128 hardware implementation
☆33Updated 5 years ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆184Updated 8 months ago
- VHDL library 4 FPGAs☆181Updated this week
- An Open Source configuration of the Arty platform☆132Updated last year
- A FPGA core for a simple SDRAM controller.☆122Updated 3 years ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- A 32-bit RISC-V soft processor☆314Updated last month
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 3 months ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- FuseSoC standard core library☆147Updated 3 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- A Video display simulator☆173Updated 3 months ago
- Demo SoC for SiliconCompiler.☆60Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated last month
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- An open source USB bootloader for FPGAs☆368Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Collection of open-source peripherals in Verilog☆182Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago