mmattioli / aesLinks
AES-128 hardware implementation
☆33Updated 5 years ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 2 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- VHDL library 4 FPGAs☆180Updated last week
- FuseSoC standard core library☆146Updated 2 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- A 32-bit RISC-V soft processor☆312Updated 3 weeks ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- Basic RISC-V CPU implementation in VHDL.☆168Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆218Updated 3 years ago
- A Video display simulator☆171Updated 2 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Small footprint and configurable Ethernet core☆255Updated last week
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- CoreScore☆160Updated 6 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Collection of open-source peripherals in Verilog☆179Updated 3 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆196Updated last month
- A Verilog implementation of DisplayPort protocol for FPGAs☆252Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆121Updated 4 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago