Alternatives and similar repositories for aes:

Users that are interested in aes are comparing it to the libraries listed below

• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆170Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆126Updated 3 weeks ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆169Updated 2 weeks ago
• ZipCPU / dbgbus
  A collection of debugging busses developed and presented at zipcpu.com
  ☆37Updated last year
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆125Updated last year
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆75Updated last year
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆117Updated 3 years ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆117Updated 4 years ago
• pieter3d / simview
  ☆77Updated 11 months ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆67Updated 2 years ago
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆99Updated 3 years ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆86Updated 5 months ago
• SymbioticEDA / MARLANN
  Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
  ☆87Updated 5 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆65Updated 3 years ago
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆88Updated 3 years ago
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆45Updated 3 months ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆109Updated 3 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆74Updated 4 years ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆200Updated 3 years ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆175Updated last month
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆70Updated 5 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆267Updated 6 months ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆102Updated 5 months ago
• olofk / corescore
  CoreScore
  ☆143Updated 3 weeks ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆94Updated 2 years ago
• SymbiFlow / yosys
  SymbiFlow WIP changes for Yosys Open SYnthesis Suite
  ☆37Updated 11 months ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated this week