mmattioli / aesView external linksLinks
AES-128 hardware implementation
☆33May 4, 2020Updated 5 years ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below
Sorting:
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 9 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 10 years ago
- A system-on-chip project based around Tobias Gubener's TG68k softcore processor☆21Aug 26, 2015Updated 10 years ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆16Feb 26, 2023Updated 2 years ago
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- ☆12May 21, 2024Updated last year
- ☆25Jan 16, 2019Updated 7 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- A FPGA core for a simple SDRAM controller.☆123Nov 13, 2021Updated 4 years ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 7 years ago
- VHDL Implementation of AES Algorithm☆91Jul 29, 2021Updated 4 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- EYS protein replacement therapy for RP25 and other retinal injuries☆10Apr 15, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- sublimetext verilog syntax highlighting☆12Sep 7, 2016Updated 9 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Collection of Pure Data patches collected from all over the world (mostly not mine)☆11Dec 17, 2020Updated 5 years ago
- Polynomial semantics of linear logic☆13Apr 15, 2018Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆11Jul 4, 2018Updated 7 years ago
- A versatile, easily configurable vocoder software in MATLAB, for research purposes☆12Apr 9, 2021Updated 4 years ago
- A synthesizer using React, ToneJS, and nexusUI.☆10Jul 18, 2016Updated 9 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- A simple to use VHDL module to display text on VGA display.☆38Dec 16, 2013Updated 12 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆414Dec 29, 2025Updated last month
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆41Jun 4, 2017Updated 8 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- A C static library for generic doubly-linked list.☆14Oct 27, 2018Updated 7 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 3 months ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- The most exquisite French memes for your PCB☆10May 2, 2020Updated 5 years ago
- The Haiku operating system. (Pull requests will be ignored; patches may be sent to https://review.haiku-os.org).☆12Nov 30, 2025Updated 2 months ago