AES-128 hardware implementation
☆36May 4, 2020Updated 6 years ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 5 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- [HISTORICAL] RISC-V ISA Extensions and Standard Hash Functions (contributions in 2020)☆10Feb 4, 2021Updated 5 years ago
- ☆13Updated this week
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆18Mar 22, 2017Updated 9 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 4 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- A collection of functions written in Triton VM assembly (tasm)☆12Sep 29, 2026Updated last month
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆15Dec 5, 2019Updated 6 years ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- An example application that demonstrates litex-hal on the ULX3S☆11Jun 16, 2022Updated 4 years ago
- ☆18Updated this week
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- VHDL implementation of CCSDS123 compression standard☆13Mar 30, 2019Updated 7 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Simulates gcode from a cnc router. Converts gcode to a .stl or an image in a .png file.☆15Mar 19, 2026Updated 7 months ago
- Senior Design☆13Oct 31, 2026Updated last week
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 4 years ago
- Lecture about FIR filter on an FPGA☆18May 15, 2024Updated 2 years ago
- GPS <-> USB☆12Sep 1, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- Pong game on FPGA Max 10 DE10-Lite, written in VHDL.☆17Oct 14, 2021Updated 5 years ago
- Minimal ncurses implementation for use in embedded environments☆12Oct 29, 2017Updated 9 years ago
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 10 months ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago