AES-128 hardware implementation
☆33May 4, 2020Updated 5 years ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 10 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 4 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- Gamepad emulator for plugging in to Sega Saturn. Work in progress!☆11Apr 1, 2017Updated 8 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆15Sep 26, 2022Updated 3 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- helpers for qemu irix/solaris userland emulation☆16May 9, 2022Updated 3 years ago
- Sega Saturn sound driver providing 8-channel 44.1KHz ADPCM decoding on the SCSP+SCSP DSP.☆14Apr 3, 2021Updated 4 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB library for ChipWhisperer devices☆15Jan 22, 2026Updated 2 months ago
- SQRL FK33 board files, example designs and scripts.☆19Nov 7, 2022Updated 3 years ago
- CircuitPython module for the MAX31865 thermocouple amplifier.☆22Oct 20, 2025Updated 5 months ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- A real-time kernel for the Sega Saturn☆21Mar 1, 2015Updated 11 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Jun 3, 2025Updated 9 months ago
- AVR-Bootloader mit Verschlüsselung von Hagen Re☆10Aug 27, 2015Updated 10 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆17Dec 16, 2017Updated 8 years ago
- Pong game on FPGA Max 10 DE10-Lite, written in VHDL.☆17Oct 14, 2021Updated 4 years ago
- Thin Python wrapper around OpenOCD telnet console.☆11May 10, 2019Updated 6 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆24Jul 23, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Software tools for the Jupiter Nano development board by Starcat☆12Aug 26, 2021Updated 4 years ago