AES-128 hardware implementation
☆33May 4, 2020Updated 5 years ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below
Sorting:
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 9 years ago
- A system-on-chip project based around Tobias Gubener's TG68k softcore processor☆21Aug 26, 2015Updated 10 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- helpers for qemu irix/solaris userland emulation☆16May 9, 2022Updated 3 years ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- ☆12May 21, 2024Updated last year
- ☆25Jan 16, 2019Updated 7 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- A FPGA core for a simple SDRAM controller.☆125Nov 13, 2021Updated 4 years ago
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 4 years ago
- VHDL Implementation of AES Algorithm☆91Jul 29, 2021Updated 4 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Cochlear implant signal processing☆10Jun 24, 2021Updated 4 years ago
- sublimetext verilog syntax highlighting☆12Sep 7, 2016Updated 9 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Git profile manager☆34Nov 2, 2020Updated 5 years ago
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Collection of Pure Data patches collected from all over the world (mostly not mine)☆11Dec 17, 2020Updated 5 years ago
- A simple to use VHDL module to display text on VGA display.☆38Dec 16, 2013Updated 12 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- GNU Gzip with Kunpeng optimization.☆12Mar 30, 2022Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- ☆20May 8, 2012Updated 13 years ago
- A synthesizer using React, ToneJS, and nexusUI.☆10Jul 18, 2016Updated 9 years ago
- My final year project at the University of Strathclyde☆14Jan 26, 2023Updated 3 years ago
- A white-box Speck implementation using self-equivalence encodings☆13Jun 25, 2022Updated 3 years ago
- A little book on General Relativity and Einstein–Cartan Theory☆16Mar 13, 2014Updated 11 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- Go utility libraries for Grin☆38Dec 19, 2023Updated 2 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆419Dec 29, 2025Updated 2 months ago