AES-128 hardware implementation
☆33May 4, 2020Updated 6 years ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 7 months ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- ☆12Nov 22, 2022Updated 3 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆14Dec 5, 2019Updated 6 years ago
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 4 years ago
- 基于opencv的树莓派小球平衡控制项目，识别并定位小球在滑轨上的位置，并通过串口发送给stm32f103单片机☆12Jun 21, 2017Updated 9 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆16Sep 26, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Lecture about FIR filter on an FPGA☆15May 15, 2024Updated 2 years ago
- helpers for qemu irix/solaris userland emulation☆16May 9, 2022Updated 4 years ago
- Simulates gcode from a cnc router. Converts gcode to a .stl or an image in a .png file.☆14Mar 19, 2026Updated 4 months ago
- Senior Design☆12Jan 26, 2025Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- A bare-metal pure hardware implementation of the Tetris game for FPGA☆21Apr 25, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆12Jun 4, 2021Updated 5 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 6 years ago
- Pong game on FPGA Max 10 DE10-Lite, written in VHDL.☆17Oct 14, 2021Updated 4 years ago
- Minimal ncurses implementation for use in embedded environments☆12Oct 29, 2017Updated 8 years ago
- USB library for ChipWhisperer devices☆16Jun 12, 2026Updated last month
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 6 years ago
- SQRL FK33 board files, example designs and scripts.☆20Nov 7, 2022Updated 3 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AVR-Bootloader mit Verschlüsselung von Hagen Re☆10Aug 27, 2015Updated 10 years ago
- A system-on-chip project based around Tobias Gubener's TG68k softcore processor☆22Aug 26, 2015Updated 10 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆458Dec 29, 2025Updated 7 months ago
- Verilog RTL Design☆52Sep 4, 2021Updated 4 years ago