tinyvision-ai-inc / tinyVision_sensai

Related projects ⓘ

Alternatives and complementary repositories for tinyVision_sensai

• uw-x / lora-modulator
  ☆19Updated last year
• RHSResearchLLC / xvcd
  Xilinx Virtual Cable Daemon
  ☆19Updated 5 years ago
• tinyvision-ai-inc / Vision-FPGA-SoM
  tinyVision.ai Vision & Sensor FPGA System on Module
  ☆44Updated 3 years ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated last week
• matrix-io / matrix-creator-fpga
  Reference HDL code for the MATRIX Creator's Spartan 6 FPGA
  ☆27Updated 4 years ago
• micro-FPGA / CRUVI
  CRUVI Standard Specifications
  ☆17Updated 6 months ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆36Updated 2 years ago
• myriadrf / component-libraries
  EDA component libraries
  ☆19Updated 7 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆35Updated 5 years ago
• ZipCPU / arrowzip
  A ZipCPU based demonstration of the MAX1000 FPGA board
  ☆21Updated 3 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆26Updated 5 years ago
• jsloan256 / titan
  Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.
  ☆19Updated 9 years ago
• olofk / simple_spi
  SPI core
  ☆15Updated 5 years ago
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆23Updated 4 years ago
• mnentwig / busbridge3
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆19Updated 5 years ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆24Updated 4 years ago
• hansfbaier / ch569-usb3-board
  USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569
  ☆22Updated last year
• ZipCPU / wbpwmaudio
  A wishbone controlled PWM (audio) controller
  ☆15Updated 10 months ago
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆23Updated 5 years ago
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆12Updated 5 years ago
• myriadrf / STREAM
  FPGA development platform for high-performance RF and digital design
  ☆31Updated 8 years ago
• ericgineer / CIC
  A CIC filter implemented in Verilog
  ☆21Updated 9 years ago
• FPGAwars / apio-examples
  Apio examples
  ☆34Updated last month
• Bucknalla / ip_cores
  Verilog IP Cores & Tests
  ☆11Updated 6 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆13Updated 8 years ago
• sam210723 / fpga
  Collection of projects for various FPGA development boards
  ☆42Updated 6 months ago
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 8 years ago
• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆25Updated 2 weeks ago