Jefferson-Lopes / Correlator
Autocorrelation and cross-correlation signal
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Correlator
- FFT algorithm for fpga☆18Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆69Updated 4 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆100Updated 5 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated last week
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆33Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- Control and Status Register map generator for HDL projects☆99Updated this week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆91Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆56Updated 4 years ago
- Verilog digital signal processing components☆108Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆25Updated 9 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆108Updated this week
- ☆40Updated 9 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆46Updated 7 months ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆40Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆20Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆77Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆132Updated this week
- Python library for SerDes modelling☆57Updated 4 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆75Updated this week
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- An RFSoC Frequency Planner developed using Python.☆20Updated last year